 ashwini rathi
|
c2f860af1c
|
[ci][xpu] Record device time in the multimodal_gen perf lane (#39956)
|
2026-09-21 15:39:29 +08:00 |
|
|
|
b63f8416b3
|
[Feature] Gigachat 3.5 support (#29189)
Co-authored-by: Stanislav Petrov <stapetrov@sberbank.ru>
Co-authored-by: Viacheslav Barinov <vvadbarinov@sberbank.ru>
Co-authored-by: Viacheslav <viacheslav.teh@gmail.com>
Co-authored-by: Xinyuan Tong <xinyuantong.cs@gmail.com>
Co-authored-by: Xinyuan Tong <115166877+JustinTong0323@users.noreply.github.com>
|
2026-09-21 14:37:55 +08:00 |
|
|
kpjeeja
|
b54d5b7c7b
|
disaggregation: Fix FakeKVSender queue accumulation (#28652)
Signed-off-by: KP, Jeeja <jeeja.kp@intel.com>
|
2026-09-21 14:27:05 +08:00 |
|
|
skyler-apdx
|
f5f3c38aad
|
[Fix] Preserve YaRN scaling when extending rotary caches (#38786)
|
2026-09-21 14:14:05 +08:00 |
|
|
AMRUTHA MandMa Mingfei
|
d20cd9d77f
|
[XPU]Enable HiSparse hierarchical sparse KV cache on Intel XPU (#32792)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-09-21 14:07:49 +08:00 |
|
|
Kan WuandClaude Fable 5.1
|
fcb080bd40
|
[sgl-router] refactor - cache-aware policy (#40366)
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com>
|
2026-09-21 13:53:57 +08:00 |
|
|
Lianmin Zheng
|
11ecdbf39f
|
Clean up startup logging and streamline log audits (#40526)
|
2026-09-20 22:28:35 -07:00 |
|
|
ashwini rathi
|
292e3ccc0c
|
[ci][xpu] Re-seed the wan2_1_t2v_1.3b perf baseline on Arc Pro B60 (#39955)
|
2026-09-21 13:04:35 +08:00 |
|
|
ZiruandNiu Ziru
|
1da8ac10e1
|
Update to the cookbook for XPU-supported models (#33649)
Co-authored-by: Niu Ziru <niuziru@a4bf018d3341.jf.intel.com>
|
2026-09-20 20:26:09 -07:00 |
|
|
jianzhao-xu
|
62ba964848
|
Fix: post-load staging regression breaks offload meta/sharded_gpu modes (#38779)
|
2026-09-21 11:19:07 +08:00 |
|
|
Xueshen Liu
|
ab03a8e7eb
|
[Perf] Fork-safe import: no CUDA context at import time, lighter argument parsing (#40201)
|
2026-09-21 10:48:35 +08:00 |
|
|
zhaozx-cn
|
176dbcb85d
|
[npu]add chunk gdn kernel and unify ssm state layout for ascend gdn backend (#36187)
|
2026-09-21 09:51:19 +08:00 |
|
|
MickandMick Qian
|
6ad78f2281
|
[diffusion] docs: add verified DGX Spark recipe for Qwen-Image 2.1 (#40487)
Co-authored-by: Mick Qian <mickqian@users.noreply.github.com>
|
2026-09-21 08:49:35 +08:00 |
|
|
WenhaoZhang
|
b912db67ea
|
[diffusion] fix: keep Qwen-Image 2.1 prefix KV per layer under Cache-DiT (#40472)
|
2026-09-21 08:48:31 +08:00 |
|
|
MickandMick Qian
|
501b7851e4
|
[diffusion] CI: guard E2E/loading latency with runner-aware baselines (#39206)
Co-authored-by: Mick Qian <mickqian@users.noreply.github.com>
|
2026-09-21 08:43:22 +08:00 |
|
|
MickandMick Qian
|
3a0324fb9b
|
[diffusion] optimization: reduce Qwen-Image 2.1 vae and graph warmup memory (#40481)
Co-authored-by: Mick Qian <mickqian@users.noreply.github.com>
|
2026-09-21 08:42:02 +08:00 |
|
|
Liangsheng Yin
|
76a9065bef
|
[Fix] Raise on undelivered embeddings in send_with_url, fix broken tests (#40502)
|
2026-09-20 17:35:27 -07:00 |
|
|
Kan WuandClaude Fable 5.1
|
4027740569
|
[sgl-router] refactor - session-aware policy (#40379)
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com>
|
2026-09-20 17:22:36 -07:00 |
|
|
Kan WuandClaude Fable 5.1
|
aedda8377e
|
[sgl-router] refactor - layout BucketResolver, Bucket, EngineGroup and implement PowerOfTwo (#40241)
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com>
|
2026-09-20 16:57:07 -07:00 |
|
|
Kan WuandClaude Fable 5.1
|
4a9dc5c4af
|
[sgl-router] refactor - move policy-required states under src/state (#40272)
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com>
|
2026-09-20 16:49:23 -07:00 |
|
|
Liangsheng Yin
|
acd20a516e
|
[CI] Give the kernel lane a 5090 suite and move kernel-only tests off the general lane (#40496)
|
2026-09-20 16:46:53 -07:00 |
|
|
|
42875bcd2a
|
fix(modelopt): dispatch NVFP4 MoE on the cached backend, not the live global (#38932)
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
Co-authored-by: Po-Han Huang (NVIDIA) <53919306+nvpohanh@users.noreply.github.com>
|
2026-09-20 19:28:54 -04:00 |
|
|
Mohammad Miadh Angkadandmmangkad
|
2fa6b94e34
|
[Perf] Fuse the glm5_next mHC attn->MLP boundary (#39200)
Co-authored-by: mmangkad <mohammad.angkad@radixark.ai>
|
2026-09-20 16:20:37 -07:00 |
|
|
ollybbmonster
|
983e643854
|
[Feature] support bf16 MoE router and mxfp4 MoE for MiMo V2 (#40448)
|
2026-09-20 16:13:59 -07:00 |
|
|
Liangsheng Yin
|
2e2d8a2fda
|
[CI] Drive per-commit stage jobs from a runner table instead of copied job blocks (#40495)
|
2026-09-20 15:43:46 -07:00 |
|
|
luoroger37andHank Han
|
d97aed2c90
|
Fix TopK v2 fallback when 16-block cluster capacity is zero (#40163)
Co-authored-by: Hank Han <hanhan7630@outlook.com>
|
2026-09-21 06:41:41 +08:00 |
|
|
|
f31a7bd45c
|
Use pinned memory for asynchronous sampling metadata transfers (#39777)
Co-authored-by: Xinyuan Tong <xinyuantong.cs@gmail.com>
Co-authored-by: hnyls2002 <lsyincs@gmail.com>
|
2026-09-20 15:31:31 -07:00 |
|
|
Harmya Bhatt
|
95521da18d
|
[DeepSeek-V4.1] Bound dense prefill indexer memory (#40217)
|
2026-09-20 14:43:19 -07:00 |
|
|
|
c2c3629f2d
|
[Kimi-K3] O(1) expert weight lookup in load_weights (#38805)
Signed-off-by: JinYan Su <751080330@qq.com>
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com>
Co-authored-by: Liangsheng Yin <hnyls2002@gmail.com>
Co-authored-by: hnyls2002 <lsyincs@gmail.com>
|
2026-09-20 14:39:45 -07:00 |
|
|
Liangsheng Yin
|
f6483e479f
|
[Test] Drop cause-less disabled tests, fix XPU lane, demote quality gates off base-c (#40288)
|
2026-09-20 14:36:02 -07:00 |
|
|
|
d229952e25
|
[Fix] Preserve model runner contracts in prefill CUDA graphs (#35452)
Co-authored-by: Oasis-Git <ayw.sirius19@gmail.com>
Co-authored-by: Ke Bao <ispobaoke@gmail.com>
|
2026-09-20 13:53:14 -07:00 |
|
|
Shangming Cai
|
745de73ba3
|
Add CODEOWNERS entry for sglang-renderer (#40483)
|
2026-09-21 01:37:50 +08:00 |
|
|
Khoa Pham
|
b3e4d198af
|
[PD] Bound cached-prefix DCP transfers by pack capacity (#40376)
|
2026-09-21 01:17:15 +08:00 |
|
|
Shuwen Wang
|
80da4432d0
|
[Simulator] Fix meta host memory budgets on constrained runners (#40440)
|
2026-09-21 00:42:55 +08:00 |
|
|
WenhaoZhang
|
3dbdd700e2
|
[CI] update CI permissions (#40474)
|
2026-09-21 00:07:37 +08:00 |
|
|
Jimmy ShongandYangmin Li
|
e97614d10c
|
[Qwen4-Exp] Build the offloaded PLE table on the meta device so --ple-offload-embedding never materialises it on the accelerator (#39928)
Co-authored-by: Yangmin Li <yangminl@nvidia.com>
|
2026-09-20 08:28:25 -07:00 |
|
|
ZY Y
|
5f017ffabb
|
Update test cases and performance testing framework (#40392)
|
2026-09-20 22:42:00 +08:00 |
|
|
chenyang08056032
|
404dee10c0
|
[NPU] add coverage-based precision test selection pipeline (#38339)
|
2026-09-20 22:40:55 +08:00 |
|
|
Mohammad Miadh AngkadandMohammad Angkad
|
8923f4d779
|
[Test] Fix optimistic prefill disaggregation test after mamba radix cache removal (#40469)
Co-authored-by: Mohammad Angkad <mohammad.angkad@radixark.ai>
|
2026-09-20 22:39:34 +08:00 |
|
|
faceless voidandronnie_zheng
|
791c7850d0
|
[Diffusion] Enable shared RMSNorm dispatch for SenseNova-U1 (#39705)
Signed-off-by: syd520zy <529477025@qq.com>
Co-authored-by: ronnie_zheng <zl19940307@163.com>
|
2026-09-20 17:08:02 +03:00 |
|
|
|
7b1c2ed0a4
|
[rust-renderer] Standalone preprocessing (#36718)
Signed-off-by: Sage Ahrac <sagiahrak@gmail.com>
Co-authored-by: Shangming Cai <csmthu@gmail.com>
Co-authored-by: Liangsheng Yin <hnyls2002@gmail.com>
Co-authored-by: Rain Jiang <96632942+rainj-me@users.noreply.github.com>
|
2026-09-20 22:03:12 +08:00 |
|
|
MickandMick Qian
|
6880a47955
|
[diffusion] docs: simplify Qwen-Image 2.1 cookbook (#40455)
Co-authored-by: Mick Qian <mickqian@users.noreply.github.com>
|
2026-09-20 20:39:26 +08:00 |
|
|
Kan Wu
|
c610c40399
|
[sgl-router] refactor - config and organize CLI options (#39867)
|
2026-09-20 19:40:04 +08:00 |
|
|
Ruiyan Ma
|
efa7be2091
|
[Simulator][Compatibility] Adapt to latest KV cache pool interfaces (#40418)
|
2026-09-20 18:00:06 +08:00 |
|
|
Liangsheng Yin
|
0024efa0de
|
[CI] Derive registered-test kind from the registry call instead of the path (#40294)
|
2026-09-20 02:01:22 -07:00 |
|
|
Kan WuandCursor
|
671630abf1
|
[sgl-router] refactor - main startup logic (#39861)
Co-authored-by: Cursor <cursoragent@cursor.com>
|
2026-09-20 16:55:34 +08:00 |
|
|
HuangJi
|
2a0cb2f04e
|
[Diffusion][MiniMax-H3] Add SM120 Sage compute for SubBlock sparse attention (#40116)
|
2026-09-20 16:40:28 +08:00 |
|
|
MickandMick Qian
|
414adef060
|
[CI] skip srt rust extension builds for diffusion-only PRs (#40293)
Co-authored-by: Mick Qian <mickqian@users.noreply.github.com>
|
2026-09-20 16:33:23 +08:00 |
|
|
Liangsheng Yin
|
dc002c85fc
|
[Test] Fix OOT DFlash hook test resolving the draft config over the network (#40427)
|
2026-09-20 01:25:34 -07:00 |
|
|
Shuwen WangandSeokhoon Kang
|
9f3d275940
|
[HiCache] Fix sparse hybrid transfer layer IDs (#37870)
Co-authored-by: Seokhoon Kang <sh.kang@postech.ac.kr>
|
2026-09-20 16:24:24 +08:00 |
|