 AMD-yanfeiwangandDuyi-Wang
|
d74619b373
|
[AMD] Enable JIT staged HiCache write-back and fix CPU-index crash (#28534)
Co-authored-by: Duyi-Wang <duyi.wang@amd.com>
|
2026-07-09 01:22:37 -07:00 |
|
|
AMD-yanfeiwang
|
5141d8ae21
|
[AMD]fix: use CUDA event for targeted draft-to-verify sync in EAGLE overlap (#21940)
|
2026-04-26 21:58:34 -07:00 |
|
|
AMD-yanfeiwang
|
966ae87d02
|
[AMD] avoid correction_bias_dtype dtype convert (#20692)
|
2026-03-17 02:55:05 -07:00 |
|
|
AMD-yanfeiwangandDuyi-Wang
|
f0153ad225
|
[AMD][Feature] support fp4 dispatch and fp8 combine in moriep (#19757)
Co-authored-by: Duyi-Wang <duyi.wang@amd.com>
|
2026-03-09 12:52:05 -07:00 |
|
|
AMD-yanfeiwangandroot
|
f69ca93d49
|
[AMD] remove redundancy H2D op in aiter attention backend (#19416)
Co-authored-by: root <root@mia1-p01-g28.mia.tensorwave.lan>
|
2026-02-27 02:15:55 -08:00 |
|