Commit Graph
14752 Commits
Author SHA1 Message Date
Ke Bao a375e9f3da Fix SWA eviction tombstoning the last leaf (#29860) 2026-07-02 21:42:30 +08:00
Mick 3c1adddff9 [diffusion] refactor: refactor cuda attention backend resolver (#29852) 2026-07-02 21:34:54 +08:00
Jimmy Shong 476c946543 [Doc] Cookbook: Laguna-XS-2.1 (DFlash low-latency + high-throughput) (#29884) 2026-07-02 20:05:33 +08:00
Mick 119b76567d [diffusion] feat: add --offload-during-compile to fit max-autotune on tight-memory GPUs (#29862) 2026-07-02 19:39:19 +08:00
26b15a0825 [LFM2-MoE] Support Transformers v5 packed MoE expert weights (#29659)
Co-authored-by: Piotr Mazurek <piotr.mazurek@liquid.ai>
Co-authored-by: Changyi Yang <changyiyang2023@gmail.com>
2026-07-02 17:13:02 +08:00
Xiaoyu Zhang b276a9acee chore: cleanup garbage code (#29770) 2026-07-02 16:14:01 +08:00
Michael 0ae76117ef [AMD] Register 2 CPU/ROCm-safe tests for AMD 1-GPU PR CI (#29680) 2026-07-02 00:25:32 -07:00
zijiexiaandClaude Opus 4.8 1c75243f5e docs: add Qwen3.6-27B-NVFP4 variant to cookbook (#29905)
Co-authored-by: Claude Opus 4.8 <noreply@anthropic.com>
2026-07-02 00:05:29 -07:00
cctry 697b400d70 Share one logits output buffer across prefill/decode/draft cuda-graph runners (#29779) 2026-07-01 23:30:56 -07:00
Cao E 926140d789 [XPU] Enable XPU graph support (decode full-graph + prefill tc_piecewise) (#29053) 2026-07-02 13:24:35 +08:00
ANSHUMAN TRIPATHY 4fffc6448b Speculative decoding support on XPU (#23180) 2026-07-02 13:23:24 +08:00
790156c98f [Intel GPU] DeepSeek V4 7/N: Support fused_rope_inplace on XPU using triton (#27915)
Signed-off-by: P V R K Jyothendra Varma <polisettyvarma@gmail.com>
Co-authored-by: Rahul Vijayaraghavan <rahul.vijayaraghavan@intel.com>
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
2026-07-02 13:22:20 +08:00
Zaili Wang cb06c4e6ce [CPU] Fix model failures on Xeon (#29497) 2026-07-02 13:20:18 +08:00
Zaili WangandMa Mingfei aff44d748d [CPU] Padding for dim divisibility in TP3/6 cases (#20072)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
2026-07-02 13:14:39 +08:00
cctry 80ac11eda3 Fix capture-mode detection during breakable CUDA graph capture (#29866) 2026-07-01 22:12:56 -07:00
sushil Dubey e88645d65f [amd][diffusion] fix: fix causal Conv3D cat/pad fusion crashes for wan2.2 t2v (#29672)
Signed-off-by: Sushil Dubey <sushilghansyam.dubey@amd.com>
2026-07-02 13:11:30 +08:00
Yuwei An 0543246184 Enable Breakable Cuda Graph as Default (#29458) 2026-07-01 22:04:44 -07:00
d15b79e96e [bug6] clear stale mamba cow source on rematch (#29354)
Co-authored-by: Zhangheng <hzh0425@apache.org>
Co-authored-by: Hanming Lu <hanminglu@meta.com>
Co-authored-by: Hanming Lu <69857889+hanming-lu@users.noreply.github.com>
2026-07-02 13:04:09 +08:00
YAMYandYuwei An 307094dc7d [DeepSeek V4] Cover both dense and sparse prefill paths in the compress attention unittest (#29885)
Co-authored-by: Yuwei An <ayw.sirius19@gmail.com>
2026-07-01 21:20:12 -07:00
Xinyuan Tong 9ba4b8f8ba sgl-kernel: bump sgl-attn for varlen num_splits OOM fix (#29551) 2026-07-01 21:13:53 -07:00
Feng Yao e6f6a353bf pad customized_info for mixed output batches (#29842) 2026-07-02 12:07:58 +08:00
Jae B. 4605d4d94b [Apple Silicon] [CI] Add model-free unit-test workflow on macos-26 (#29691) 2026-07-01 21:00:22 -07:00
Yuan Luoandluoyuan.luo eb23f9a86b [KDA] Add FlashKDA prefill backend for safe-gate KDA linear attention (#29472)
Co-authored-by: luoyuan.luo <luoyuan.luo@antgroup.com>
2026-07-02 11:37:04 +08:00
6eeb9871e5 Add Laguna XS.2.1 DFlash support to SGLang (#29446)
Co-authored-by: Jimmy Shong <69131491+Jiminator@users.noreply.github.com>
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
2026-07-01 20:26:23 -07:00
Estrella-xx bac351d617 [NPU] Fix block_table batch size mismatch in GLM-4.7-Flash DeepEP + MTP without CUDA Graphs (#29829) 2026-07-02 11:09:01 +08:00
Cheng Wan b558cc1abb feat(short-conv): shared ShortConvAttnBackend for ZAYA1 CCA + LFM2 short conv (#29867) 2026-07-01 20:08:00 -07:00
iridiumine 70df09b833 Fix MambaPool.clear_slots OOM by replacing expand-based tensor allocation with scalar zeroing (#27923) 2026-07-02 09:26:55 +08:00
Xinyuan TongandAlison Shao 0c1a0be3b2 fix(precision): do not promote failed runs to the comparison baseline (#28190)
Co-authored-by: Alison Shao <54658187+alisonshao@users.noreply.github.com>
2026-07-01 18:19:15 -07:00
Zhaoyi LiandMichael a3f6680874 [AMD]: docker(rocm) bump Mooncake to latest main + enable multi-protocol (#27730)
Co-authored-by: Michael <13900043+michaelzhang-ai@users.noreply.github.com>
2026-07-01 17:41:46 -07:00
Xinyuan Tong cf7c6ac234 fix(nightly-precision): pin flashinfer allreduce-fusion backend for TP-partial capture contract (#28925) 2026-07-01 17:26:19 -07:00
Lianmin Zheng 1a5977d41b [chore] Add no-getattr rule; refine no-dataclasses rule (#29871) 2026-07-01 15:31:34 -07:00
Lianmin Zheng 76d828a4e8 Add pranjalssh to CI_PERMISSIONS.json (#29870) 2026-07-01 14:52:02 -07:00
Ming Yang 5ae214f18b Extract reusable VMM shareable-handle helpers from register_graph_inputs (#29621) 2026-07-01 14:02:00 -07:00
YAMYandBaizhou Zhang c865347b98 [DeepSeek V4] Enable FlashMLA sparse prefill by default (#29775)
Co-authored-by: Baizhou Zhang <sobereddiezhang@gmail.com>
2026-07-01 13:50:05 -07:00
Mohammad Miadh Angkad 8f0d320d31 [Spec] Enable FlashInfer autotune for spec draft (#29595) 2026-07-01 13:36:07 -07:00
Cheng Wanandlch1475369 4a8e76805c feat(mem_cache): unified memory pool for hybrid Mamba / SWA models (#29678)
Co-authored-by: lch1475369 <lch1475369@gmail.com>
2026-07-01 13:21:59 -07:00
Michael 3adfd0f34b [AMD] Register 3 unit mem_cache + utils tests for stage-b-test-1-gpu-small-amd (#29782) 2026-07-01 12:57:48 -07:00
Michael 8361561c24 [AMD] Fix int8 per-token quant Triton portability + register test for AMD nightly CI (#29694) 2026-07-01 12:56:33 -07:00
Baizhou Zhang c312cdd3a7 Upgrading tvm-ffi/sgl-deep-gemm/tilelang (#29554) 2026-07-01 12:32:18 -07:00
Zhihao Wang 779ea4a9b5 [RL] fix deepseek v4 MXFP8 flashinfer_trtllm_routed MoE weight update (#28676)
Signed-off-by: zhihaow6 <zhihaow6@illinois.edu>
2026-07-01 12:29:08 -07:00
eb75d990f7 [Bugfix] compressed-tensors WNA16 MoE: don't assume a "Linear" config group (#29761)
Signed-off-by: Joe Rowell <joerowell4@gmail.com>
Co-authored-by: Jiminator <jimmysh341@gmail.com>
Co-authored-by: Jimmy Shong <69131491+Jiminator@users.noreply.github.com>
2026-07-01 18:08:09 +00:00
Kangyan-ZhouandClaude Opus 4.8 30c9801b39 [disagg] Fix KV-event publisher port collision under pure data parallelism (#29211)
Co-authored-by: Claude Opus 4.8 (1M context) <noreply@anthropic.com>
2026-07-01 10:57:34 -07:00
Mick 03b9278da0 [diffusion] CI: tighten multimodal-gen consistency thresholds (#29824) 2026-07-02 01:32:51 +08:00
Zhaoyi Liandbingxche 9bb7de9258 [AMD][DI][CI] 2/N Add DSV4 DP8/EP8 and MTP MI355X 1P1D nightly recipes (#29784)
Co-authored-by: bingxche <bingxche@amd.com>
2026-07-01 23:46:48 +08:00
YC Yen-Ching Tseng 2a6e5c60fe [AMD] Rebalance stage-c-large-8-gpu-mi35x partitions to fix 60-min timeout (#29726) 2026-07-01 08:17:00 -07:00
inkcherryTianDi101 ditian12@amd.comNiko Ma nima@amd.comWu, Yutong yutong.wu@amd.comfigo fizhang@amd.comAMD-yanfeiwangZhangheng
13dc5f2dc7 [HiCache][AMD] Add UMBP tiered DRAM + SSD L3 storage backend with hugepage host allocator (#25377)
Co-authored-by: TianDi101 ditian12@amd.com
Co-authored-by: Niko Ma nima@amd.com
Co-authored-by: Wu, Yutong yutong.wu@amd.com
Co-authored-by: figo fizhang@amd.com
Co-authored-by: AMD-yanfeiwang <yanfei.wang@amd.com>
Co-authored-by: Zhangheng <hzh0425@apache.org>
2026-07-01 22:21:37 +08:00
Mohammad Miadh Angkad a0d9791810 [CI] Fix fused EH norm CI registration (#29845) 2026-07-01 21:27:07 +08:00
huangtingwei 1e80d938ff [HiCache]fix draft host pool allocator type (#29823) 2026-07-01 19:31:16 +08:00
Mick 79f334b1aa [diffusion] CI: add 5090 job (#29791) 2026-07-01 19:09:43 +08:00
Lukas Humbel 7d9de81cda feat(hicache): Use NIXL path-mode (#27060) 2026-07-01 02:59:45 -07:00