 Liangsheng Yin
|
90d3d42ac1
|
pr-states: workflow_dispatch refresh on slash cmds (#25475)
|
2026-05-16 03:34:52 -07:00 |
|
|
Baizhou Zhang
|
af26b71ae8
|
[Misc] Update release branch cut script (#25468)
|
2026-05-16 00:51:48 -07:00 |
|
|
Liangsheng Yin
|
b674007026
|
[CI] Show distinct run-name per event in pr-test workflow (#25452)
|
2026-05-15 18:58:07 -07:00 |
|
|
Liangsheng Yin
|
b7d62bd724
|
[CI] Rename basic CI stage-a/b/c -> base-a/b/c for symmetry with extra CI (#25420)
|
2026-05-15 18:26:55 -07:00 |
|
|
Liangsheng Yin
|
f9caf43095
|
[CI] slash handler: lookup runs_on from runner_configs.yml (#25394)
|
2026-05-15 13:59:00 -07:00 |
|
|
Liangsheng Yin
|
fd9525436b
|
move runs_on + rdma into runner_configs.yml (#25264)
|
2026-05-15 04:19:13 -07:00 |
|
|
Liangsheng Yin
|
293027aafa
|
pr-states: fix fork-PR token + add run-ci label awareness (#25392)
|
2026-05-15 04:09:15 -07:00 |
|
|
Liangsheng Yin
|
3117415c9b
|
ci: standalone PR awareness workflow (decouple from pr-test reusable chain) (#25387)
|
2026-05-15 03:20:00 -07:00 |
|
|
Liangsheng Yin
|
eff736cc0f
|
Deprecate /rerun-stage; scrub CUDA target_stage infra (#25322)
|
2026-05-15 02:18:28 -07:00 |
|
|
|
4adfc6cf7e
|
ci: dispatch pr-test-extra.yml from pr-test.yml on the scheduled cron (#25320)
Co-authored-by: hnyls2002 <lsyincs@gmail.com>
Co-authored-by: Liangsheng Yin <hnyls2002@gmail.com>
|
2026-05-15 01:01:23 -07:00 |
|
|
Michael
|
9dad37f254
|
[AMD] Bump --timeout-per-file 1800->2400 for stage-b-test-1-gpu-small-amd (#25112)
|
2026-05-15 15:10:04 +08:00 |
|
|
sglang-botandsglang-bot
|
0fde61535f
|
chore: bump sgl-kernel version to 0.4.2.post2 (#25326)
Co-authored-by: sglang-bot <sglang-bot@users.noreply.github.com>
|
2026-05-14 17:53:17 -07:00 |
|
|
|
ba214ef3d3
|
ci: tag-gated nightly migration — foundation + 40 whole-file moves (#24725)
Co-authored-by: hnyls2002 <lsyincs@gmail.com>
Co-authored-by: Liangsheng Yin <hnyls2002@gmail.com>
|
2026-05-14 16:11:15 -07:00 |
|
|
Jialin Ouyang
|
50f405816e
|
ci: add Jialin to CI permissions (custom override) (#25234)
|
2026-05-14 02:54:07 -07:00 |
|
|
Liangsheng Yin
|
4593bbdf31
|
ci: dynamic partition + LPT from live sglang-ci-stats model (#25263)
|
2026-05-14 02:35:59 -07:00 |
|
|
Liangsheng Yin
|
2417a9da57
|
[CI] Bundle check-changes outputs + caller inputs into 2 JSON inputs (#25238)
|
2026-05-14 01:02:01 -07:00 |
|
|
Liangsheng Yin
|
d311f311bc
|
ci: read est_time from sglang-ci-stats instead of scraping CI logs (#25255)
|
2026-05-14 00:36:25 -07:00 |
|
|
Liangsheng YinandAlison Shao
|
85d9c77c57
|
ci: extract cuda stage actions + runner_config mapping (#25138)
Co-authored-by: Alison Shao <54658187+alisonshao@users.noreply.github.com>
|
2026-05-13 21:16:57 -07:00 |
|
|
Alison Shao
|
b71d74673c
|
ci: combine H200 8-GPU warmup steps and surface server log on every path (#24253)
|
2026-05-13 20:09:52 -07:00 |
|
|
Liangsheng Yin
|
e51bde1e9f
|
fix: prefix matching against matrix-expanded job names (#25212)
|
2026-05-13 20:02:57 -07:00 |
|
|
Khoa PhamandClaude Opus 4.7
|
856f13a916
|
chore(codeowners): add kpham-sgl to frozen_kv_mtp files (#25211)
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
|
2026-05-13 20:01:05 -07:00 |
|
|
jundu
|
426dd339da
|
Migrate Intel CPU cases to the test/registered (#25139)
|
2026-05-14 10:22:09 +08:00 |
|
|
Kangyan-ZhouandClaude
|
992fc0d6fe
|
ci(sgl-kernel-build): actually reclaim disk in the wheel-build cleanup step (#25206)
Co-authored-by: Claude <noreply@anthropic.com>
|
2026-05-13 18:45:48 -07:00 |
|
|
Liangsheng Yin
|
9a32a0272f
|
ci: compute matrix partition counts from est_time (#25193)
|
2026-05-13 16:18:54 -07:00 |
|
|
Liangsheng Yin
|
4d91a4f3a1
|
ci: merge sgl-kernel-build-wheels x86+arm into reusable workflow (#25135)
|
2026-05-13 13:51:59 -07:00 |
|
|
Kangyan-ZhouandClaude Opus 4.7
|
b1db9f71ee
|
[SMG] Fix matrix-sibling concurrency collision in PR Test (SMG) (#25188)
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
|
2026-05-13 13:25:40 -07:00 |
|
|
YC Yen-Ching Tseng
|
cf92ccbf18
|
[AMD] Run jit kernel PR test through run_suite.py register mechanism (#24987)
|
2026-05-13 02:57:08 -07:00 |
|
|
Lianmin Zheng
|
1ae3218d03
|
Add jasonjk-park and charlotte12l to CI_PERMISSIONS.json (#25104)
|
2026-05-13 01:51:05 -07:00 |
|
|
Goalina
|
10a005e4ea
|
[CI][NPU] use internal HTTP cache for Rust toolchain via RUSTUP_CACHE (#24801)
|
2026-05-13 09:58:07 +03:00 |
|
|
Liangsheng Yin
|
938198e91c
|
ci: extract check-changes into reusable workflow (#25132)
|
2026-05-12 22:05:11 -07:00 |
|
|
Ma Mingfei
|
71285335f7
|
Revert "Migrate Intel CPU cases to the test/registered." (#25044)
|
2026-05-12 13:32:47 +08:00 |
|
|
jundu
|
ecf5d844f5
|
Migrate Intel CPU cases to the test/registered. (#22670)
|
2026-05-12 13:27:51 +08:00 |
|
|
Liangsheng Yin
|
de098f4f4d
|
rerun-test: show running state in reply comment (#25018)
|
2026-05-11 17:04:29 -07:00 |
|
|
Lianmin Zheng
|
34555aee9c
|
Add minosfuture to CI_PERMISSIONS.json (#25019)
|
2026-05-11 16:54:32 -07:00 |
|
|
Lianmin Zheng
|
893dfb7b74
|
Add libertyeagle to CI_PERMISSIONS.json (#25011)
|
2026-05-11 14:44:07 -07:00 |
|
|
monkeyLoveding
|
f7ba136279
|
[NPU] bump sgl-kernel-npu version to 2026.05.01 (#24951)
|
2026-05-11 16:13:39 +08:00 |
|
|
Baizhou Zhang
|
ea217a2bf0
|
ci: remove Execute Notebooks workflow (#24460)
|
2026-05-11 00:26:32 -07:00 |
|
|
Shangming Cai
|
d102b0cbc3
|
Add CODEOWNERS for EPD module (#24942)
|
2026-05-11 14:42:48 +08:00 |
|
|
|
d5e707f132
|
Fix sgl-kernel-mla-test path after test was moved to test/manual (#24914)
Co-authored-by: Alison Shao <a.shao@wustl.edu>
Co-authored-by: Alison Shao <54658187+alisonshao@users.noreply.github.com>
|
2026-05-10 22:00:08 -07:00 |
|
|
Bingxu ChenandCursor Agent
|
22543b1982
|
[AMD] DSv4 nightly hotfix + schedule-aware --continue-on-error in AMD CI (#24825)
Co-authored-by: Cursor Agent <cursoragent@cursor.com>
|
2026-05-10 21:46:32 -07:00 |
|
|
Hank Han
|
958f35d1e0
|
ci: run H20 stage with CUDA 13 (#24916)
|
2026-05-11 11:18:41 +08:00 |
|
|
YC Yen-Ching Tseng
|
126a36a986
|
[AMD] VRAM cleanup step to AMD nightly test workflows (#24612)
|
2026-05-11 11:08:51 +08:00 |
|
|
R0CKSTAR
|
b735ca178c
|
Update CODEOWNERS for /sgl-kernel/csrc/musa (#24746)
Signed-off-by: Xiaodong Ye <xiaodong.ye@mthreads.com>
|
2026-05-09 14:45:13 -07:00 |
|
|
|
ef5e9f8aba
|
[DSV4] Cherry pick missing commits from deepseek_v4 branch and enhance tests (#24793)
Co-authored-by: Xinyuan Tong <115166877+JustinTong0323@users.noreply.github.com>
Co-authored-by: yueming-yuan <yym022502@gmail.com>
|
2026-05-09 04:15:37 -07:00 |
|
|
Liangsheng Yin
|
ba625d5290
|
slash command rerun UX: emoji semantics + result writeback (#24802)
|
2026-05-09 03:19:24 -07:00 |
|
|
Alison Shao
|
aefd8e257f
|
Re-land #23109: rebase-required mode + fix for grep-no-match abort (#24180)
|
2026-05-08 15:28:57 -07:00 |
|
|
Mick
|
73b8eda103
|
[diffusion] fix: fix FA3 varlen out argument handling (#24688)
|
2026-05-08 19:01:49 +08:00 |
|
|
|
cdf5771f91
|
[MUSA][17/N] ci: Add MUSA diffusion, sgl-kernel tests, and CI workflow support (#20672)
Co-authored-by: ximin.chen <ximin.chen@mthreads.com>
Co-authored-by: R0CKSTAR <xiaodong.ye@mthreads.com>
|
2026-05-07 20:45:21 -07:00 |
|
|
+6
|
35870d55ac
|
Deepseek V4 (#23882)
Co-authored-by: Baizhou Zhang <sobereddiezhang@gmail.com>
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
Co-authored-by: fzyzcjy <ch271828n@outlook.com>
Co-authored-by: ispobock <ispobaoke@gmail.com>
Co-authored-by: Zhiqiang Xie <xiezhq@stanford.edu>
Co-authored-by: yueming-yuan <yym022502@gmail.com>
Co-authored-by: DarkSharpness <2040703891@qq.com>
Co-authored-by: Yuhao Yang <47235274+yhyang201@users.noreply.github.com>
Co-authored-by: yhyang201 <yhyang201@users.noreply.github.com>
Co-authored-by: yhyang201 <yhyang201@gmail.com>
Co-authored-by: Qiaolin Yu <90088090+qiaolin-yu@users.noreply.github.com>
Co-authored-by: Ethan (Yusheng) Su <11704492+yushengsu-thu@users.noreply.github.com>
Co-authored-by: Mingyi <27337995+wisclmy0611@users.noreply.github.com>
Co-authored-by: Cheng Wan <54331508+ch-wan@users.noreply.github.com>
Co-authored-by: Yihao Wang <42559837+againstentropy@users.noreply.github.com>
|
2026-05-07 18:32:21 -07:00 |
|
|
Mandepudi Rani ChowdaryandMa Mingfei
|
55224fff08
|
Add Arm64 CPU Phase 1A CI bootstrap (#22123)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-05-08 09:28:23 +08:00 |
|