Commit Graph
12 Commits
Author SHA1 Message Date
Siyuan ChenandYuwei An c9a8fba991 [DSV4][BCG] Optimize the heavy memory use of C4 Indexer when BCG is enabled (#36534)
Co-authored-by: Yuwei An <ayw.sirius19@gmail.com>
2026-09-15 17:23:11 -07:00
Siyuan ChenandBJWang-ant 832ec39cc0 [Intra-node PD][DSV4] Pack all layers into one batch for INTRA_NODE_NVLINK path (#38984)
Co-authored-by: BJWang-ant <wangbingjia.wbj@ant-intl.com>
2026-09-15 21:08:33 +08:00
Siyuan Chen 38b74d294b Add docs for TP LMHead optimizaiton (#35283) 2026-08-19 14:59:35 -07:00
Siyuan Chen fcdaaf8a5d [Feature] Optimize TP LMHead with All-to-All (#32313) 2026-08-17 19:55:27 -07:00
Siyuan Chen 71fe41b6b3 [DSV4] Support megamoe for CP (#29569) 2026-07-23 14:46:32 -07:00
111009ea54 [Feature] [Ngram spec] Support ngram spec v2 (#17260)
Co-authored-by: hnyls2002 <lsyincs@gmail.com>
Co-authored-by: Ratish P <114130421+Ratish1@users.noreply.github.com>
2026-06-10 02:46:00 -07:00
Siyuan Chenandxutizhou 7f45bcdd2a [dsv4] support eplb (#25948)
Co-authored-by: xutizhou <xutingz@nvidia.com>
2026-05-24 10:09:41 -07:00
Siyuan Chen 578b119bc6 [BugFix] Fix server crashes when req.grammar and ngram spec are enabled (#17585) 2026-01-30 11:57:42 -08:00
Siyuan ChenandXinyuan Tong 9a414b164c [Performance] Optimze the performance of Qwen25VL (#15640)
Co-authored-by: Xinyuan Tong <115166877+JustinTong0323@users.noreply.github.com>
2026-01-02 23:15:36 -08:00
Siyuan Chen 0e54a69548 [bugfix] qwen25-VL support lora (#14638) 2025-12-10 11:38:51 -08:00
Siyuan Chen a164259efd [Router bugfix] Fix router_manager selecting the wrong router when enable-igw. (#13572) 2025-11-24 18:51:41 -08:00
4ef4390540 bugfix: multi-model routing for /generate api (#12979)
Co-authored-by: Simo Lin <linsimo.mark@gmail.com>
Co-authored-by: Chang Su <chang.s.su@oracle.com>
2025-11-12 11:13:27 -08:00