minke.yu/sglang
1
0
Fork 0
Code Issues Pull Requests Actions 10 Packages Projects Releases Wiki Activity
17,087 Commits 2 Branches 0 Tags
09592f58896818f29c7bc712d39e05da714112e9
Commit Graph
17087 Commits
This Branch
This Branch
All Branches
Author SHA1 Message Date
Xiaoyu Zhang 09592f5889 [diffusion] Keep LongLive2 components resident on large GPUs (#35993) 2026-08-24 12:06:52 +08:00
Xuan LiaoandMa Mingfei acba8921bf [XPU] Support softmax_lse in sgl_kernel::fwd API (#33840) 
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
 2026-08-24 12:05:15 +08:00
Mick 7a7b655ddf [quantization] share bounded post-load device staging (#35180) 2026-08-24 11:48:30 +08:00
Mick 5ce700aee8 [diffusion] feat: infer LoRA alpha from safetensors metadata (#36082) 2026-08-24 11:46:18 +08:00
Mick 230c052ebc [diffusion] chore: reuse srt AutoRound for quantized DiTs (#36068) 2026-08-24 11:21:44 +08:00
MickandClaude Opus 5 f294d51a71 [diffusion] fix: fix a refit key error on mapped weights, and stop claiming strides the reload discards (#35832) 
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
 2026-08-24 11:11:35 +08:00
Alison Shao 0c1e9bda57 [OpenAI] Drop empty assistant turns for mistral_common tokenizers (#35915) 
mistral_common rejects an assistant turn carrying neither content nor tool calls, while other chat templates ignore it, so an OpenAI-compatible request that works elsewhere failed on Mistral models. Drop those turns before templating; turns with tool_calls, multimodal content, or real text are untouched, and a trailing assistant message is already consumed upstream as the continue_final_message prefix.
 2026-08-23 20:07:17 -07:00
Mick 6ca872a11f [diffusion] chore: fetch metadata beside nested lora weights (#36057) 2026-08-24 11:02:23 +08:00
Mick 1a368eca1c [diffusion] optimization: reuse minimax h3 prompt refinement across outputs (#36027) 2026-08-24 11:01:21 +08:00
Xun Sunandsiyu a90d770c40 [Weight Cache] Support static DP/EP layouts (#33684) 
Co-authored-by: siyu <liusy58@linux.alibaba.com>
 2026-08-23 19:57:52 -07:00
junduZhang, MingxuMingxuZhCopilot Autofix powered by AIClaude
 		514b997e6c Register CPU CI for 17 e2e tests and partition xeon base-c suite (#35227) 
Co-authored-by: Zhang, Mingxu <mingxu.zhang@intel.com>
Co-authored-by: MingxuZh <109504044+MingxuZh@users.noreply.github.com>
Co-authored-by: Copilot Autofix powered by AI <175728472+Copilot@users.noreply.github.com>
Co-authored-by: Claude <noreply@anthropic.com>
 2026-08-24 10:49:38 +08:00
amote-i 11b1b4c374 [NPU] [DOC] Polish English wording in NPU docs (#36123) 2026-08-24 10:48:36 +08:00
YangKai0616andgemini-code-assist[bot] fbdec2855a [XPU] Support INT4 dense linear (AWQ/GPTQ) for XPU (#30236) 
Co-authored-by: gemini-code-assist[bot] <176961590+gemini-code-assist[bot]@users.noreply.github.com>
 2026-08-24 10:41:59 +08:00
Mick f6fff25756 [diffusion] feat: support vae weight-file overrides (#36085) 2026-08-24 10:33:14 +08:00
Mick 2d84de5e69 [diffusion] feat: support loading serialized comfy w4a8 checkpoints (#36036) 2026-08-24 10:32:21 +08:00
YanbingJiang fd73d4b019 [CPU] Add graph register for fused_sigmoid_mul_cpu, fused_qk_gemma_rmsnorm (#35506) 2026-08-24 10:18:57 +08:00
Kalyan Kumarandvshekhawat-hlab 4c02584773 Add intel_xpu to DETERMINISTIC_ATTENTION_BACKEND_CHOICES (#29143) 
Co-authored-by: vshekhawat-hlab <vshekhawat@habana.ai>
 2026-08-24 09:47:34 +08:00
Mick fee00a41db [diffusion] feat: add composable component weight path cli (#36078) 2026-08-24 09:31:08 +08:00
Mick 1c1c9d9b4e [diffusion] refactor: reuse srt quantization contracts and mxfp8 kernels (#36063) 2026-08-24 09:26:54 +08:00
YanbingJiang 167c339c8e [CPU] Add check for fused_input_proj in TP=4 (#35669) 2026-08-24 09:21:03 +08:00
Xiaoyu Zhang e129fe21e5 [diffusion] Flatten Wan VAE RMSNorm row addressing (#35981) 2026-08-24 08:57:54 +08:00
Xiaoyu Zhang b2eb0fa51e [diffusion] Keep Cosmos3 Nano resident on high-memory GPUs (#36000) 2026-08-24 08:51:58 +08:00
Xiaoyu Zhang 447048dba2 [diffusion] Reject unsafe quality=high BCG replay (#36008) 2026-08-24 08:50:26 +08:00
Xiaoyu Zhang f4448e677f [diffusion] Reuse SANA fast paths in SANA-Video BCG (#35961) 2026-08-24 08:47:04 +08:00
Michael 20064623ab [AMD][CI] Add the Qwen3.8 MXFP4 MI35x nightly (#35383) 2026-08-23 17:17:10 -07:00
billishyahao fb6e3872e1 [Mamba] fix mamba index h unexpected assertion for dcp (#36005) 2026-08-23 17:15:33 -07:00
Thomas Wang 95f5ecd3d2 [AMD] Update amd deepseek v4 cookbook 0822 (#35854) 2026-08-23 13:26:39 -07:00
Mick d1af3c8923 [diffusion] feat: support loading native diffusers miniMax h3 components (#36067) 2026-08-23 22:13:59 +08:00
Mick de6a1dbd7a [diffusion] feat: support hybrid conditioning for minimax h3 (#36080) 2026-08-23 21:51:25 +08:00
pllimaxandsglang-npu-bot 8014d9d062 [npu] Kill evalscope session by process group and fix report score parsing (#35988) 
Co-authored-by: sglang-npu-bot <sglangnpu@163.com>
 2026-08-23 21:31:42 +08:00
Mick 939c00a7e3 [diffusion] feat: support compact qwen3-vl conditioning for minimax h3 (#36076) 2026-08-23 21:25:11 +08:00
amote-i 9b1b06b8e6 [NPU] [DOC] Add Ascend NPU (A3) recipe to the Kimi-K3 cookbook (#35508) 2026-08-23 21:21:27 +08:00
MickandClaude Fable 5 886e37a649 [diffusion] CI: guard the anonymous-host budget alongside peak VRAM (#36051) 
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
 2026-08-23 20:13:46 +08:00
Mick dd15fb57b5 [diffusion] feat: automatically infer comfy fp8 activation scaling (#36060) 2026-08-23 18:43:33 +08:00
Sahithi ChigurupatiandMohammad Miadh Angkad 44db041700 [NVIDIA] Fix SM107 MXFP8 activation prep (#35405) 
Signed-off-by: Sahithi Chigurupati <chigurupati.sahithi@gmail.com>
Co-authored-by: Mohammad Miadh Angkad <176301910+mmangkad@users.noreply.github.com>
 2026-08-23 18:17:03 +08:00
Zetian Li - ikunClaudeXinyuan Tong
 		27aa48bca1 [Fix] lfm2 detector: recover tool calls dropped by common model-outpu… (#34237) 
Co-authored-by: Claude <noreply@anthropic.com>
Co-authored-by: Xinyuan Tong <xinyuantong.cs@gmail.com>
 2026-08-23 18:09:43 +08:00
Mick e3a008a9db [diffusion] UX: clean up startup and offload logs (#36034) 2026-08-23 16:50:25 +08:00
Cheng WanandClaude Opus 5 340391a297 config: publish before the launcher reads effective configuration (#35910) 
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
 2026-08-23 01:20:20 -07:00
Cheng WanandClaude Opus 5 a43592dce5 config: pin two orderings resolution relies on (#35909) 
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
 2026-08-23 01:19:44 -07:00
Cheng WanandClaude Opus 5 362c2ee849 config: borrowed-record reads follow the config bags (#35908) 
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
 2026-08-23 01:19:20 -07:00
Cheng WanandClaude Opus 5 64aa859da2 config: constructing a config no longer resolves it (#35907) 
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
 2026-08-23 01:18:53 -07:00
Cheng WanandClaude Opus 5 4bc79a1b49 config: project the config bags from the resolution result (#35906) 
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
 2026-08-23 01:18:24 -07:00
Cheng WanandClaude Opus 5 0e22777572 config: record resolution writes in a declaration stash (#35905) 
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
 2026-08-23 01:17:27 -07:00
Cheng Wan 6218d6ce3f config: a defensive publish must not re-project over a live process (#35904) 2026-08-23 01:16:39 -07:00
MickandClaude Fable 5 bd3cc97e7e [diffusion] CI: let the 5090 consumer case runs two warm requests on the full recipe (#36032) 
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
 2026-08-23 15:39:32 +08:00
karverma-amd 155aa26c19 [AMD][DSV4] perf: use full 1024-thread block for indexer top-k on ROCm (#36004) 2026-08-23 00:22:30 -07:00
Xinyi Song edd675cecf [AMD] Add Radix-4 MoE top-k router kernel for Kimi-K3 routing (#34490) 2026-08-22 23:57:35 -07:00
Shangming Cai 8270ac4621 refactor(disagg): move _is_watermark_ready into StagingManagerMixin (#36030) 2026-08-23 14:18:41 +08:00
Shangming Cai 849ce71976 refactor(disagg): dedupe mooncake failure_exception into a mixin (#36031) 2026-08-23 14:17:44 +08:00
amote-i c9f6b9ba25 [NPU] [DOC] Refresh supported features and models on Ascend NPU (#35836) 2026-08-23 13:05:03 +08:00