12 Commits
Author SHA1 Message Date
1f60ddef5d [PD] Introduce runtime role switching between prefill and decode (#28403)
Signed-off-by: huanglong <huanglong@linux.alibaba.com>
Signed-off-by: inkcherry <mingzhi.liu@amd.com>
Co-authored-by: huanglong <huanglong@linux.alibaba.com>
Co-authored-by: Shangming Cai <csmthu@gmail.com>
Co-authored-by: Huang Long <121648372+LLLL114@users.noreply.github.com>
2026-09-18 01:45:12 +08:00
inkcherryandDuyi-Wang a3bf25dc62 [AMD] Clamp MORI intranode grid GPUs (#39763)
Co-authored-by: Duyi-Wang <duyi.wang@amd.com>
2026-09-16 02:13:59 -07:00
inkcherry 8ad76415e2 [PD][mori] Align prefill transfer control plane for unified control plane (#36160) 2026-08-27 21:43:13 +08:00
inkcherry 1a91c232ea [AMD][CI] Add targeted Mori test labels (#36636)
Signed-off-by: inkcherry <mingzhi.liu@amd.com>
2026-08-27 00:24:02 -07:00
inkcherry 5656de2d9a [PD] pool decode bootstrap HTTP sessions (#31543) 2026-07-27 21:07:23 +08:00
inkcherryTianDi101 ditian12@amd.comNiko Ma nima@amd.comWu, Yutong yutong.wu@amd.comfigo fizhang@amd.comAMD-yanfeiwangZhangheng
13dc5f2dc7 [HiCache][AMD] Add UMBP tiered DRAM + SSD L3 storage backend with hugepage host allocator (#25377)
Co-authored-by: TianDi101 ditian12@amd.com
Co-authored-by: Niko Ma nima@amd.com
Co-authored-by: Wu, Yutong yutong.wu@amd.com
Co-authored-by: figo fizhang@amd.com
Co-authored-by: AMD-yanfeiwang <yanfei.wang@amd.com>
Co-authored-by: Zhangheng <hzh0425@apache.org>
2026-07-01 22:21:37 +08:00
inkcherryandDuyi-Wang eb9483b5c2 [PD][AMD]: incremental KV transfer with decode radix cache (#26288)
Signed-off-by: inkcherry <mingzhi.liu@amd.com>
Co-authored-by: Duyi-Wang <duyi.wang@amd.com>
2026-06-13 00:06:44 -07:00
inkcherryandAlex Nails e5b8e3a66a Optimize streaming detokenizer updates (#24659)
Co-authored-by: Alex Nails <alex.nails@radixark.ai>
2026-06-02 23:44:21 -07:00
inkcherry 3b2c730320 [AMD] Enable dual-stream MoE on ROCm (#24005)
Signed-off-by: inkcherry <mingzhi.liu@amd.com>
2026-05-07 02:27:24 -07:00
inkcherry 1e34cd0ba5 PD streaming: batch notify + SSE fast path (#22658) 2026-04-22 02:21:02 -07:00
inkcherry 4fa3482180 [Bugfix] Add missing http_worker_ipc in session error path (#22766) 2026-04-19 12:47:09 -07:00
inkcherry 84aaa69795 [AMD] Use bfloat16 for correction_bias in AITER FP8 path to avoid runtime dtype conversion for dsv3 (#19843) 2026-03-06 00:57:12 -08:00