 Chunyuan WU
|
1c992bbd94
|
[CPU] Fix shm allreduce collision and sglang-router import (#37179)
|
2026-09-07 10:28:19 +08:00 |
|
|
Chunyuan WU
|
92b0d447b0
|
[CPU] Fix wrongly causal-masked bidirectional attention (#35434)
|
2026-08-28 19:49:43 -07:00 |
|
|
Chunyuan WU
|
1daa94a069
|
[CPU] Fix NUMA/core binding for DP ranks (#32856)
|
2026-08-24 12:15:38 +08:00 |
|
|
Chunyuan WU
|
58c5bee3ac
|
Fix DP attention on CPU (#12961)
|
2026-08-19 09:56:21 +08:00 |
|
|
Chunyuan WU
|
60dea26077
|
[sgl-kernel][CPU] add kernel for shm_allgather_into_tensor and shm_reduce_scatter_tensor (#13397)
|
2026-07-23 09:19:38 +08:00 |
|
|
Chunyuan WU
|
714fdd9723
|
Fix MiniMax-M2.7 on CPU (#25061)
|
2026-05-28 10:53:13 +08:00 |
|
|
Chunyuan WUandMa Mingfei
|
6c89214584
|
[CPU][sgl-kernel] extend_attention_cpu and flash_attn_varlen_func: fix nan for large seq (#22434)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-04-17 13:01:01 +08:00 |
|
|
Chunyuan WU
|
2a39cfe0ff
|
call check_quantized_moe_compatibility after initialize (#13876)
|
2025-12-13 13:32:19 +08:00 |
|
|
Chunyuan WU
|
c11b34d599
|
rope xpu: fix missing argument 'fused_set_kv_buffer_arg' and replace native with sgl_kernel_xpu impl (#12006)
|
2025-10-28 01:02:18 +08:00 |
|
|
Chunyuan WU
|
8fcc69e7c4
|
Turn on shm_allreduce and shm_allgather for fp16 (#10725)
|
2025-10-17 12:35:20 -07:00 |
|
|
|
08f8f49016
|
[CPU][sgl-kernel] biased_grouped_topk: fix correction_bias dtype to float32 (#8212)
Co-authored-by: jianan-gu <jianan.gu@intel.com>
Co-authored-by: YanbingJiang <yanbing.jiang@intel.com>
|
2025-08-04 18:28:31 -07:00 |
|
|
Chunyuan WU
|
07452cbe8e
|
[CPU] fix no attribute 'can_fuse_mlp_allreduce' error (#8010)
|
2025-07-14 01:32:43 -07:00 |
|
|
Chunyuan WU
|
ac80f4da57
|
[CPU] [FP8] set SGLANG_CPU_FP8_CVT_FTZ in CMakeLists.txt (#7885)
|
2025-07-09 01:53:53 -07:00 |
|
|
Chunyuan WU
|
128f16a817
|
[CPU]convert topk_weights to fp32 for INT8 and FP8 paths (for llama4) and fix LmHead weight pack (#7818)
|
2025-07-08 19:27:24 -07:00 |
|
|
Chunyuan WU
|
1dce6c480f
|
[CPU] support the case where num_attention_heads or intermediate_size is not divisible by the TP size (#6771)
|
2025-07-03 09:51:38 -07:00 |
|
|
Chunyuan WU
|
9fcc9a80e7
|
[CPU] refine CPU integration code (#7647)
|
2025-07-03 09:51:09 -07:00 |
|
|
Chunyuan WUandblzheng
|
8f844db699
|
[CPU] fix all_reduce and all_gather (#6770)
Co-authored-by: blzheng <beilei.zheng@intel.com>
|
2025-07-02 22:39:45 -07:00 |
|
|
Chunyuan WU
|
36cc3ffdc7
|
[CPU] [sgl-kernel] set dispatch key of initialize to CatchAll (#7734)
|
2025-07-02 22:39:24 -07:00 |
|
|
Chunyuan WUandsrinarayan-srikanthan
|
40e5cb7a9c
|
[CPU] Bind threads and numa node for each TP rank (#6549)
Co-authored-by: srinarayan-srikanthan <srinarayan.srikanthan@intel.com>
|
2025-07-02 19:57:59 -07:00 |
|
|
Chunyuan WU
|
6005eceee3
|
[CPU] remove process_group from inputs of shm_allreduce and shm_allgather (#7486)
|
2025-06-30 21:54:11 -07:00 |
|
|
Chunyuan WU
|
c5131f7a2f
|
[CPU] add c++ kernel to bind CPU cores and memory node (#7524)
|
2025-06-29 19:45:25 -07:00 |
|
|
Chunyuan WUandZheng, Beilei
|
a5317b2fd3
|
[CPU] add optimizations for INT8 and FP8 DeepSeek (#6769)
Co-authored-by: Zheng, Beilei <beilei.zheng@intel.com>
|
2025-06-27 19:04:29 -07:00 |
|
|
Chunyuan WUandThien Tran
|
7eb47b0f3d
|
[CPU] [BF16] Call fused_experts_cpu, weight_packed_linear and bmm_cpu kernel in DeepSeek model (#6641)
Co-authored-by: Thien Tran <gau.nernst@yahoo.com.sg>
|
2025-06-25 01:43:33 -07:00 |
|
|
Chunyuan WU
|
9179ea1595
|
add seed in CPU UTs to avoid flaky failure (#7333)
|
2025-06-18 19:12:14 -07:00 |
|
|
Chunyuan WU
|
3ded6235c9
|
Add fp8 fused_experts kernel for CPU in sgl-kernel and add UT (#6404)
|
2025-05-23 02:01:55 -07:00 |
|
|
|
5dd62c3a6f
|
Add fp8 shared_expert kernel for CPU in sgl-kernel and add UT (#6339)
Co-authored-by: Jiang, Yanbing <yanbing.jiang@intel.com>
Co-authored-by: mingfeima <mingfei.ma@intel.com>
|
2025-05-18 12:42:15 -07:00 |
|
|
|
fb4959b2c5
|
Add fp8 gemm kernel for CPU in sgl-kernel and add gemm UT (#6216)
Co-authored-by: YanbingJiang <yanbing.jiang@intel.com>
Co-authored-by: mingfeima <mingfei.ma@intel.com>
|
2025-05-15 09:10:40 -07:00 |
|
|
Chunyuan WU
|
63051738a9
|
Enable CPU device on SGLang (#2806)
|
2025-01-16 21:22:53 -08:00 |
|