|
f8618714c5
|
add reindex_device_id to device OOT plugin (#36220)
Co-authored-by: Akash Palla <apalla@fb.com>
Co-authored-by: Alex Nails <alex.nails@radixark.ai>
|
2026-09-01 15:26:47 -07:00 |
|
|
|
fb8d7eedda
|
Fix dummy initialization of inverse weight scales (#35491)
Co-authored-by: weireweire <20922698+weireweire@users.noreply.github.com>
Co-authored-by: Po-Han Huang (NVIDIA) <53919306+nvpohanh@users.noreply.github.com>
|
2026-09-01 14:19:14 -07:00 |
|
|
Po-Han Huang (NVIDIA)
|
e57e934bcc
|
[Bugfix] Accept int64 top-k IDs in FlashInfer routed MoE packer (#32882)
|
2026-09-01 14:17:46 -07:00 |
|
|
Liangsheng Yin
|
83a9b5dd88
|
[mem_cache] Drop the torch.unique sync from the SWA page expansion (#37463)
|
2026-09-01 14:16:47 -07:00 |
|
|
|
b24c8f10e7
|
[FlashInfer] Avoid D2H sync for sliding-window lengths (#32218)
Co-authored-by: llilian73 <204300658+llilian73@users.noreply.github.com>
Co-authored-by: hnyls2002 <lsyincs@gmail.com>
Co-authored-by: Liangsheng Yin <hnyls2002@gmail.com>
|
2026-09-01 14:08:22 -07:00 |
|
|
Cheng Wan
|
0b1ce3d140
|
[Feature] Unified memory: support decode context parallelism for Kimi-Linear (#36890)
|
2026-09-01 12:44:26 -07:00 |
|
|
cctryandcctry
|
9a05b470fa
|
[Memory] Size the CUDA graph pool from warmup measurements and fix graph-pool borrowing (#36911)
Co-authored-by: cctry <cctry@fb.com>
|
2026-09-01 09:32:38 -07:00 |
|
|
|
c34f378342
|
fix(nixl): make FILE path-mode devId globally unique (#34362)
Co-authored-by: hekh <hekh@local>
Co-authored-by: Claude <noreply@anthropic.com>
|
2026-09-01 09:11:59 -07:00 |
|
|
Thomas Wang
|
bb3e3cbceb
|
[AMD] Fix v4 topk issue (#37439)
|
2026-09-01 08:37:30 -07:00 |
|
|
billishyahao
|
44a92e54b9
|
[AMD] fix aiter cannot get heuristic kernel regression (#37438)
|
2026-09-01 08:35:31 -07:00 |
|
|
DarkSharpnessandClaude Opus 5
|
cb6dd58fbe
|
[Kernel] Replace dsv3_router_gemm with the unified tiny GEMM (#34693)
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-09-01 23:00:21 +08:00 |
|
|
|
ee462b5899
|
[Kernel] Add tuned LFM2.5 Triton MoE configs on B300 (#37158)
Co-authored-by: Song Bian <biansonghz@gmail.com>
Co-authored-by: Cursor <cursoragent@cursor.com>
|
2026-09-01 22:55:38 +08:00 |
|
|
Xiaoyu Zhang
|
5993f91f84
|
[Kernel] Register merged diffusion agent kernels with KDA backend (#37385)
|
2026-09-01 22:51:10 +08:00 |
|
|
DarkSharpnessandClaude Opus 5
|
b6c06e1efb
|
[DSA] Drop the redundant 512 from the top-k transform entry-point names (#36831)
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-09-01 22:37:03 +08:00 |
|
|
|
3ae54c6ca2
|
test(npu): add DSV4-Flash / GLM-5.2 / Kimi-K3 gpqa accuracy cases (#37431)
Co-authored-by: Sugar920 <Sugar920@users.noreply.github.com>
Co-authored-by: Claude <noreply@anthropic.com>
|
2026-09-01 22:00:04 +08:00 |
|
|
Estrella-xx
|
4c2c169e6b
|
[NPU]Strip padding before FIA kernel for vision encoder padded sequences (#36329)
|
2026-09-01 19:28:19 +08:00 |
|
|
Eric.Chin.AMDandKingRei
|
ed122ea984
|
[AMD] Enable topk v2 GLM ROCm (#36851)
Co-authored-by: KingRei <hiroki1139@gmail.com>
|
2026-09-01 03:48:50 -07:00 |
|
|
YC Yen-Ching Tseng
|
b425897366
|
[AMD] Gate the aiter memory-reserve exemption behind an env var (#37242)
|
2026-09-01 03:46:15 -07:00 |
|
|
Jialin Ouyang
|
a77283fb02
|
[Rust] Rename mem-cache to sglang-radix-tree (#37290)
|
2026-09-01 03:03:44 -07:00 |
|
|
chx96642264
|
c16a8fc899
|
[NPU] [bugfix] Fix NPU MLA HiCache backup accessing missing data_ptrs. (#36813)
|
2026-09-01 17:31:11 +08:00 |
|
|
eeecho
|
b68702be99
|
[DSV4] hc-prenorm: fuse the combine step into a Triton kernel (#35118)
|
2026-09-01 02:04:05 -07:00 |
|
|
Ziang Li
|
5edcd0a445
|
[FlashInfer V0.6.18] feat(dsv4): support --dsa-topk-backend flashinfer with fused top-k (#33237)
|
2026-09-01 01:18:10 -07:00 |
|
|
Liangsheng Yin
|
3484f7f836
|
[mem_cache] Add free_kv_row to release a request's kv row by row range (#36721)
|
2026-09-01 01:14:43 -07:00 |
|
|
Xiaoyu ZhangandCursor
|
1c3ad92438
|
[Diffusion] Fuse FLUX.2 ModelOpt FP8 producers and QKV packing (#37162)
Co-authored-by: Cursor <cursoragent@cursor.com>
|
2026-09-01 16:14:29 +08:00 |
|
|
chien-an-chen
|
8a191554e3
|
[AMD] Enable 12-head MLA aiter fp8 Gluon decode (batched bh16bn128). (#34647)
|
2026-08-31 23:47:45 -07:00 |
|
|
Liangsheng Yin
|
959ca033eb
|
refactor(hicache): simplify decode offload state bookkeeping (#37299)
|
2026-08-31 23:09:41 -07:00 |
|
|
Mick
|
ae2bd5728b
|
[vlm] fix: contain multimodal feature transport failures (#37047)
|
2026-09-01 13:46:38 +08:00 |
|
|
huangtingweiandhzh0425
|
b21000aef1
|
[Unified Cache][4/N]: Add Mooncake backend for external linker (#37205)
Co-authored-by: hzh0425 <hzh0425@apache.org>
|
2026-09-01 11:40:06 +08:00 |
|
|
hhhh1252023
|
60f881b40c
|
[CI/NPU] Isolate multi-node tests by run_id to prevent concurrent-run… (#35500)
|
2026-09-01 11:08:27 +08:00 |
|
|
Yuan Luoandluoyuan.luo
|
5b04408784
|
[MoE] Add FlashInfer SM90 MXFP4 W4A8 CUTLASS MoE (#34967)
Co-authored-by: luoyuan.luo <luoyuan.luo@antgroup.com>
|
2026-08-31 20:04:41 -07:00 |
|
|
|
22337e9c56
|
fix(unified-memory): forward the KV-index translator through every wrapper backend (#37307)
Co-authored-by: Caihua Li <caihua.li@bytedance.com>
Co-authored-by: Cheng Wan <cheng.wan@radixark.ai>
|
2026-08-31 19:55:21 -07:00 |
|
|
Mohammad Miadh Angkad
|
e6f21cdadc
|
[Cohere Command-A-Plus] Optimize decode and BCG capture on SM10X (#36624)
|
2026-08-31 19:37:47 -07:00 |
|
|
Yiqi Yang
|
1591dcd91a
|
[diffusion] fix: fix loading a block-FP8 quantized MiniMax-H3 DiT (#35703)
|
2026-09-01 10:33:58 +08:00 |
|
|
|
71cee04ebe
|
[Diffusion] Optimize Qwen-Image TP collectives and attention (#36680)
Co-authored-by: Mick <mickjagger19@icloud.com>
Co-authored-by: Cursor <cursoragent@cursor.com>
|
2026-09-01 10:28:37 +08:00 |
|
|
Martin Hua
|
562b661e0e
|
[Feature] Megatron LayerNorm sequence parallelism (--enable-layernorm-sp) (#30915)
|
2026-08-31 19:27:28 -07:00 |
|
|
ashwini rathiandarathi-hlab
|
783af667fb
|
xpu: record per-model metrics to jsonl for nightly dashboard (#36699)
Co-authored-by: arathi-hlab <arathi-hlab@users.noreply.github.com>
|
2026-09-01 10:20:56 +08:00 |
|
|
|
f50b4ad7ae
|
[DCP] Support decode context parallelism on the trtllm_mla decode path (#33926)
Co-authored-by: kpham-sgl <khoa.pham@radixark.ai>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-08-31 19:19:44 -07:00 |
|
|
Khoa Pham
|
97744189b8
|
[Kernel] Raise shape limits in shared FLA and MoE kernels (ported from #36507) (#37317)
|
2026-08-31 18:53:46 -07:00 |
|
|
Ziang Li
|
9a85473a89
|
[FlashInfer v0.6.18] add FlashInfer CuTe DSL NVFP4 W4A16 mode (#35120)
|
2026-08-31 18:47:30 -07:00 |
|
|
Xiaoyu ZhangandCursor
|
175973d834
|
[Diffusion] Fuse Qwen-Image residual norm and NVFP4 quantization (#37129)
Co-authored-by: Cursor <cursoragent@cursor.com>
|
2026-09-01 08:54:10 +08:00 |
|
|
Xiaoyu ZhangandCursor
|
079afaffb1
|
[Diffusion] Fuse FLUX.2 gated residual normalization on Blackwell (#37112)
Co-authored-by: Cursor <cursoragent@cursor.com>
|
2026-09-01 08:38:33 +08:00 |
|
|
Xiaoyu ZhangandCursor
|
6715debb2a
|
[Diffusion] Fuse Qwen-Image FP8 QKV projection and Blackwell epilogue (#37123)
Co-authored-by: Cursor <cursoragent@cursor.com>
|
2026-09-01 08:34:41 +08:00 |
|
|
Baizhou Zhang
|
07c8f7294d
|
Bump sgl-deep-gemm to 0.1.7 (#37279)
|
2026-08-31 17:16:34 -07:00 |
|
|
|
ef9e58fd6d
|
feat(unified-memory): three sub-pools for mamba + hybrid-SWA models (#35177)
Co-authored-by: Caihua Li <caihua.li@bytedance.com>
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
Co-authored-by: Cheng Wan <cheng.wan@radixark.ai>
|
2026-08-31 15:10:12 -07:00 |
|
|
|
98cb3535b7
|
feat(unified-memory): byte-budget sizing, feasibility floor, and a conservation verifier (#35158)
Co-authored-by: Caihua Li <caihua.li@bytedance.com>
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
Co-authored-by: Cheng Wan <cheng.wan@radixark.ai>
|
2026-08-31 15:09:28 -07:00 |
|
|
|
961beee9e5
|
fix(unified-memory): four boot/correctness fixes on the hybrid model paths (#35154)
Co-authored-by: Caihua Li <caihua.li@bytedance.com>
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
Co-authored-by: Cheng Wan <cheng.wan@radixark.ai>
|
2026-08-31 15:08:43 -07:00 |
|
|
Liangsheng Yin
|
2530204502
|
[mem_cache] Make release, row-reuse asserts, and presence checks read the KV record (#37167)
|
2026-08-31 12:46:15 -07:00 |
|
|
Liangsheng YinandBaizhou Zhang
|
95f0f41021
|
[CI] Move tests onto the right CI stages (#34074)
Co-authored-by: Baizhou Zhang <sobereddiezhang@gmail.com>
|
2026-08-31 12:39:59 -07:00 |
|
|
Lianmin Zheng
|
48098b5f23
|
[Rust] Derive server address and accept signed env values (#37221)
|
2026-08-31 12:30:40 -07:00 |
|
|
Lianmin Zheng
|
1da86b9801
|
[Rust] Split and rename embedded server components (#37220)
|
2026-08-31 12:28:43 -07:00 |
|