 ashwini rathi
|
f6f69334ba
|
[XPU] Allow the nightly XPU docker build to target a branch or tag (#39796)
|
2026-09-17 13:23:09 +08:00 |
|
|
Liangsheng Yin
|
923e4a56d4
|
[CI] Fix sanity evaluation and diffusion test suite blockers (#39892)
|
2026-09-16 21:47:41 -07:00 |
|
|
pllimax
|
00a9a81b67
|
[NPU][CI] Fail fast and speed up long-running qwen3.6 accuracy cases (#39813)
|
2026-09-16 20:20:37 +08:00 |
|
|
Alison Shao
|
ad28b91fae
|
ci: fix always-failing coverage job, add by-GPU-count view (#39697)
|
2026-09-16 01:13:08 -07:00 |
|
|
Bingxu Chen
|
03ea13a545
|
[AMD][CI] Consolidate AMD workflows and retire ROCm 7.0 CI (#38632)
|
2026-09-15 23:45:22 +08:00 |
|
|
pllimax
|
1aeeb25e86
|
[NPU][CI] Scope NPU nightly artifact dirs by image; fix stale glm5_2 case (#39585)
|
2026-09-15 22:55:53 +08:00 |
|
|
Elizaveta Martirosianandronnie_zheng
|
fb01a079a6
|
[NPU] [CI] Fix multimodal_gen filter leakage and add daily scheduled run (#39411)
Co-authored-by: ronnie_zheng <zl19940307@163.com>
|
2026-09-15 14:03:11 +03:00 |
|
|
Kan WuandClaude Fable 5.1
|
e89d8facab
|
[sgl-router] Prepare dynamo-render dependencies (#39457)
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com>
|
2026-09-14 19:08:16 -07:00 |
|
|
pllimax
|
7465e42b7a
|
[NPU][CI] Add CANN 9.1.0 and Ascend a5 nightly suites (#38833)
|
2026-09-14 22:39:42 +08:00 |
|
|
|
d2f054d916
|
[diffusion] CI: make diffusion GT generation usable without the publish token, and cover the 5090 lane (#39255)
Co-authored-by: Mick Qian <mickqian@users.noreply.github.com>
Co-authored-by: Claude Opus 5 <noreply@anthropic.com>
|
2026-09-13 13:59:43 +08:00 |
|
|
Baizhou Zhang
|
7763f666f3
|
Fix DeepGEMM release MegaMoE validation without RDMA (#39245)
|
2026-09-12 20:27:29 -07:00 |
|
|
Baizhou Zhang
|
a8b5616303
|
Fix DeepGEMM release dependencies and bound GPU validation (#39241)
|
2026-09-12 17:00:58 -07:00 |
|
|
Shangming CaiandClaude Fable 5
|
981b947568
|
[Fix] Seed raw tokenizer_path for smg-grpc-servicer in gRPC mode (#39105)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-09-12 14:41:15 +08:00 |
|
|
Baizhou Zhang
|
3bb2a5231a
|
[CI] Extend DeepGEMM SM90 test timeout to four hours (#39194)
|
2026-09-11 23:36:54 -07:00 |
|
|
Baizhou Zhang
|
9c365e97b1
|
[CI] Fix DeepGEMM sanitizer setup and Blackwell test timeouts (#39163)
|
2026-09-11 20:54:52 -07:00 |
|
|
|
ff1ce11348
|
[diffusion] model: support VDN-H3 with a hybrid_window_attn_h3 backend (#37903)
Co-authored-by: Claude Fable 5.1 <noreply@anthropic.com>
Co-authored-by: Haocheng Xi <xihc@berkeley.edu>
Co-authored-by: Mick <mickjagger19@icloud.com>
|
2026-09-12 11:36:32 +08:00 |
|
|
YC Yen-Ching TsengandChen
|
f618022b73
|
[AMD][CI] Temporarily pause MI355X disaggregated nightly (#39044)
Co-authored-by: Chen <bingxche@amd.com>
|
2026-09-11 15:19:24 +08:00 |
|
|
Alex NailsandHubert Lu
|
b9899b04c1
|
[AMD] Add gfx1151 (Strix Halo / Ryzen AI MAX+) Docker image (#33939)
Co-authored-by: Hubert Lu <Hubert.Lu@amd.com>
|
2026-09-10 22:46:33 -07:00 |
|
|
Siju Samuel
|
67d3a2ea57
|
[XPU] Make checkpoint_engine worker device-agnostic (#32382)
|
2026-09-11 09:56:39 +08:00 |
|
|
|
d006f40e24
|
[AMD][CI] Retire the ROCm 7.0 kernel wheel (#38767)
Co-authored-by: Cursor Agent <cursoragent@cursor.com>
Co-authored-by: quitenode <quitenode@users.noreply.github.com>
|
2026-09-11 08:25:55 +08:00 |
|
|
Mohammad Miadh AngkadandMohammad Angkad
|
52c191da52
|
[Deps] Retire the CUDA 12 lane (#38404)
Co-authored-by: Mohammad Angkad <mohammad.angkad@radixark.ai>
|
2026-09-10 16:58:09 -07:00 |
|
|
|
06dfe05d65
|
[Deps] Raise smg-grpc-servicer floor to >=0.9.0 to unbreak SMG E2E CI (#38801)
Co-authored-by: Kangyan Zhou <kangyan.zhou@radixark.ai>
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-09-10 13:55:36 -07:00 |
|
|
pllimax
|
92dffebe16
|
[NPU] Set DEEPEP_HYBRID_DEPLOYMENT for new DeepEP tests; switch glm5_2 to w8a8; tune nightly timeouts (#38775)
|
2026-09-10 23:32:54 +08:00 |
|
|
Mohammad Miadh Angkad
|
8022505705
|
Revert "[CI] Temporarily disable GB300 tests" (#38842)
|
2026-09-10 02:41:15 -07:00 |
|
|
Michael
|
f3152439d0
|
[AMD][CI] Publish ROCm 10 release images and kernel wheel (#38763)
|
2026-09-09 23:57:00 -07:00 |
|
|
ashwini rathi
|
a1ec35a330
|
docker(xpu): install libssl-dev so JIT hicache_hash_cpp builds (#38796)
|
2026-09-10 14:37:20 +08:00 |
|
|
Xinyu JiangandZhiyao Jiang
|
106cc561f9
|
[AMD] ci: move the miles nightlies from rocm700 to rocm10 (#37495)
Co-authored-by: Zhiyao Jiang <jessicajiang324@gmail.com>
|
2026-09-10 10:37:34 +08:00 |
|
|
Alison Shao
|
3700c4ee26
|
[CI] Temporarily disable GB300 tests (#38770)
|
2026-09-09 18:31:00 -07:00 |
|
|
Alison Shao
|
a7e00b7576
|
[CI] Answer unrecognized slash commands instead of skipping silently (#38736)
|
2026-09-09 18:01:18 -07:00 |
|
|
Alison Shao
|
2948a62a6f
|
[CI] Add /run-full-ci and /run-extra-ci slash commands (#38734)
|
2026-09-09 13:56:38 -07:00 |
|
|
YC Yen-Ching TsengandChen Bingxu
|
708f51e44b
|
[AMD][CI] Make ROCm 10 the Default for AMD PR and Nightly Tests (#38659)
Co-authored-by: Chen Bingxu <bingxche@amd.com>
|
2026-09-09 17:28:20 +08:00 |
|
|
ashwini rathiandarathi-hlab
|
07c7b2674d
|
ci(xpu): merge stage-a+b into one job and trim main_package scope (#38014)
Co-authored-by: arathi-hlab <arathi-hlab@users.noreply.github.com>
|
2026-09-09 16:26:54 +08:00 |
|
|
MingxuZh
|
32d7d943d1
|
use private --shm-size instead of --ipc=host to stop /dev/shm leak (#38638)
|
2026-09-09 16:21:24 +08:00 |
|
|
Jialin Ouyang
|
7a464a7014
|
[Rust TreeCore] Harden runtime and CI parity (#37303)
|
2026-09-09 10:40:22 +08:00 |
|
|
pllimax
|
2d339ddef1
|
[NPU] Phase A calibration: full GSM8K eval for dp_attention mixed-chunk (#38422)
|
2026-09-08 21:14:48 +08:00 |
|
|
YC Yen-Ching TsengandChen
|
4c3d47f1df
|
[AMD] Copy MoE weight views before H2D in slow-loading nightlies (#38456)
Co-authored-by: Chen <bingxche@amd.com>
|
2026-09-08 16:19:28 +08:00 |
|
|
Anupa Sajikumar
|
91a45ea37e
|
[Intel][XPU][LoRA] Enable LoRA on Intel XPU (#30345)
|
2026-09-08 12:46:41 +08:00 |
|
|
Liangsheng Yin
|
b8a81f055d
|
[CI] Replace the Lark queue-digest card with a daily queue-timeline chart (#38380)
|
2026-09-07 18:28:34 -07:00 |
|
|
Xiaoyu ZhangandMick Qian
|
4d23a4fa6d
|
[Test] Consolidate test cleanup and CI taxonomy (net -11.4K lines) (#37436)
Co-authored-by: Mick Qian <mickqian@users.noreply.github.com>
|
2026-09-07 15:13:59 +08:00 |
|
|
Cheng Wan
|
e3140fb9d4
|
[diffusion] CI: rebalance 2-gpu shards and cut the job timeout to 45m (#38239)
|
2026-09-07 09:39:03 +08:00 |
|
|
ashwini rathi
|
0afba909e7
|
[XPU][CI] Fix empty nightly dashboard (#37800)
|
2026-09-07 09:29:51 +08:00 |
|
|
|
31d28a2961
|
[NPU] Fix failed test cases in pr‑test‑npu and improve execution efficiency (#38112)
Co-authored-by: Even Zhou <even.y.zhou@outlook.com>
Co-authored-by: sglang-npu-bot <sglangnpu@163.com>
|
2026-09-07 01:48:27 +08:00 |
|
|
Cherry_ming
|
9acbf75159
|
[CI][NPU] Fix pr-test-npu failing at Install dependencies with set: Illegal option -o pipefail (#38132)
|
2026-09-05 22:26:47 +08:00 |
|
|
|
4b802c052b
|
test(npu): remove obsolete npu pr nightly cases, move accuracy cases to full (#37990)
Co-authored-by: Sugar920 <Sugar920@users.noreply.github.com>
Co-authored-by: Claude Code <noreply@anthropic.com>
|
2026-09-05 20:58:52 +08:00 |
|
|
hhhh1252023
|
0948e6ebed
|
[CI] Remove metrics artifact mechanism from nightly NPU workflows (#35489)
|
2026-09-05 17:16:52 +08:00 |
|
|
|
55509b3f42
|
[NPU] Optimize the execution logic of NPU pr‑test tasks (#38015)
Co-authored-by: Even Zhou <even.y.zhou@outlook.com>
Co-authored-by: sglang-npu-bot <sglangnpu@163.com>
|
2026-09-05 00:19:50 +08:00 |
|
|
hhhh1252023
|
dc6b5d1f5a
|
[CI][NPU] Remove model tests from PR-test pipeline (#38011)
|
2026-09-04 21:26:52 +08:00 |
|
|
|
59799a3687
|
[Simulator] Add high-fidelity CPU-based inference simulator (#33824)
Co-authored-by: zhouhaizhu.zhz <zhouhaizhu.zhz@alibaba-inc.com>
Co-authored-by: LinSiyuan814 <linsiyuan.lsy@alibaba-inc.com>
Co-authored-by: hzh0425 <hzh0425@apache.org>
|
2026-09-04 11:12:11 +08:00 |
|
|
Mohammad Miadh AngkadandMohammad Angkad
|
a5f07b1241
|
[CI] Build the Rust extensions for aarch64 too (#37820)
Co-authored-by: Mohammad Angkad <mohammad.angkad@radixark.ai>
|
2026-09-03 19:54:08 -07:00 |
|
|
junduandMa Mingfei
|
8770c1db1f
|
[CPU][CI]: rename Xeon CPU CI suites to stage-*-intel (#37395)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-09-04 10:08:41 +08:00 |
|