 Khoa PhamandClaude Opus 5
|
f44a130c5e
|
[DCP] Drop the prefill index-selection syncs by taking each rank's rows by stride (#35084)
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-08-17 19:55:51 -07:00 |
|
|
Siyuan Chen
|
fcdaaf8a5d
|
[Feature] Optimize TP LMHead with All-to-All (#32313)
|
2026-08-17 19:55:27 -07:00 |
|
|
Ma Mingfei
|
7f51e6bba0
|
[CPU] Explicitly import sgl_kernel in CPU kernel tests (#35119)
|
2026-08-18 10:20:28 +08:00 |
|
|
Baizhou Zhang
|
c2c1c4d3eb
|
[CI] Move DSA PD+MTP+CP Layersplit test to basic B300 test suite (#35220)
|
2026-08-17 17:44:31 -07:00 |
|
|
Cheng Wan
|
b3c8f0d923
|
config: one control-plane log for the process (#35028)
|
2026-08-17 16:19:00 -07:00 |
|
|
Cheng Wan
|
c70c7d72a8
|
config: the readback and the resolving view say what they are (#35027)
|
2026-08-17 16:18:19 -07:00 |
|
|
Cheng Wan
|
cba3c5d5ac
|
config: the per-instance families read the bags (#35026)
|
2026-08-17 16:17:53 -07:00 |
|
|
Cheng Wan
|
a97bc8db32
|
config: the DP/EP topology reads come from the parallel bag (#35025)
|
2026-08-17 16:17:26 -07:00 |
|
|
Cheng Wan
|
d2bc697396
|
spec: size the speculative buffers from the bags, not the startup record (#35024)
|
2026-08-17 16:16:56 -07:00 |
|
|
Cheng Wan
|
3d7ec00179
|
config: publish before a process reads configuration (#35023)
|
2026-08-17 16:16:20 -07:00 |
|
|
Cheng Wan
|
2b278b4ac4
|
config: retire the multi-engine accommodation in the runtime context (#35022)
|
2026-08-17 16:15:33 -07:00 |
|
|
Baizhou Zhang
|
bc312d185d
|
Clean deprecated DeepSeek V4 Environs (#34926)
|
2026-08-17 16:07:00 -07:00 |
|
|
Lennox Fu
|
b42abbb1ba
|
[metrics] Fix prefill FLOPs estimate to count prefix and per-request causal pairs (#34316)
|
2026-08-17 15:18:54 -07:00 |
|
|
|
816ea65058
|
[AMD] Add Kimi-K3 8-GPU MI35x nightly accuracy CI (#32568)
Co-authored-by: Cursor Agent <cursoragent@cursor.com>
Co-authored-by: Michael <michaelzhang-ai@users.noreply.github.com>
|
2026-08-17 14:48:29 -07:00 |
|
|
cctryandcctry
|
2e7c85da68
|
[PD] Preserve decode KV across retraction in HiCache (#34801)
Co-authored-by: cctry <cctry@fb.com>
|
2026-08-17 08:49:11 -07:00 |
|
|
Lianmin Zheng
|
af743371cc
|
Clean up environ.py: remove dead env vars, unify deprecation handling, move examples to a unit test (#35060)
|
2026-08-17 06:53:34 -07:00 |
|
|
Ke Bao
|
6e8a4abb57
|
Add bit-exact class for MTP (#35143)
|
2026-08-17 19:51:39 +08:00 |
|
|
Mohammad Miadh Angkad
|
82995a001b
|
Stabilize GB300 nightly tests (#35044)
|
2026-08-17 03:30:16 -07:00 |
|
|
|
744740dbea
|
[XPU] upgrade sglang xpu backend to PyTorch 2.13 (#31751)
Co-authored-by: MingxuZh <109504044+MingxuZh@users.noreply.github.com>
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-08-17 18:29:15 +08:00 |
|
|
|
8cc112d486
|
[DSA] Skip indexer KV cache for skip-topk layers (#30531)
Co-authored-by: Brayden Zhong <brayden@radixark.ai>
Co-authored-by: mmangkad <mohammad.angkad@radixark.ai>
|
2026-08-17 02:02:23 -07:00 |
|
|
YAMY
|
7c423cfd41
|
[PD] Avoid unused PREBUILT prompt tensor transfer (#35070)
|
2026-08-17 16:48:12 +08:00 |
|
|
Liangsheng Yin
|
711bdacb82
|
[Spec] Resolve shared-read ends from the backend declaration alone (#35059)
|
2026-08-17 01:35:29 -07:00 |
|
|
|
b83d507cd7
|
[NPU] Support DeepSeek-V4 DSpark and refactor DSV4 cache management (#33676)
Co-authored-by: JiaruiChang5268 <jc5268@columbia.edu>
Co-authored-by: Kelon <kelonlu@163.com>
Co-authored-by: unknown <z8ruev42yk@gmail.com>
Co-authored-by: Talantan1102 <545811257@qq.com>
Co-authored-by: Talantan1102 <44429302+Talantan1102@users.noreply.github.com>
|
2026-08-17 16:27:44 +08:00 |
|
|
Mohammad Miadh AngkadandMohammad Angkad
|
5769b6d637
|
[JIT Kernel] Migrate causal_conv1d_fwd and causal_conv1d_update from AOT to JIT (#35031)
Co-authored-by: Mohammad Angkad <mohammad.angkad@radixark.ai>
|
2026-08-17 15:22:37 +08:00 |
|
|
Mohammad Miadh Angkad
|
721e359ca7
|
Suppress expected FlashInfer TRT-LLM workspace warnings (#34921)
|
2026-08-17 15:16:16 +08:00 |
|
|
vikram singh shekhawatandClaude Sonnet 4.5
|
f7a404e9c3
|
Fix rope config compatibility and VL/transformers-fallback weight loading (#31575)
Co-authored-by: Claude Sonnet 4.5 (1M context) <noreply@anthropic.com>
|
2026-08-17 14:53:59 +08:00 |
|
|
ziang663andZhangheng
|
43226af812
|
fix(hicache): limit load-back pending to write-back (#34519)
Co-authored-by: Zhangheng <hzh0425@apache.org>
|
2026-08-17 14:23:54 +08:00 |
|
|
Wang, FangYuan
|
eb61cb2823
|
[AMD] Support prefill context parallel two batch overlap for DeepSeek V4 (#33480)
|
2026-08-16 22:40:29 -07:00 |
|
|
Kaixi
|
f3225bceb3
|
[DSV4] Emit TMA-aligned UE8M0 scales for FP8 einsum (#34277)
|
2026-08-16 22:06:41 -07:00 |
|
|
Khoa PhamandClaude Opus 5
|
0fb040cbeb
|
[DCP]Localize HiCache DCP indices once per transfer, not per layer (#34889)
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-08-16 21:54:51 -07:00 |
|
|
Enrique Shockwave
|
92b1d382c7
|
[Fix] Correct dense FP8 Marlin bias ordering (#35020)
|
2026-08-17 03:43:36 +00:00 |
|
|
|
b6d7602914
|
[CPU] Add support for Gemma4 on Xeon (#22498)
Co-authored-by: Copilot <198982749+Copilot@users.noreply.github.com>
Co-authored-by: jianan-gu <jianan.gu@intel.com>
Co-authored-by: Haotong Zou <haotong.zou@intel.com>
|
2026-08-17 10:52:26 +08:00 |
|
|
hanwlax
|
0e500feae6
|
fix tpot by adjusting the sliding max-prefill-size window size (#34856)
|
2026-08-17 09:50:48 +08:00 |
|
|
Mick
|
0e178c3d22
|
[diffusion] chore: reuse srt siglip vision model (#34988)
|
2026-08-17 09:16:17 +08:00 |
|
|
Xiaoyu Zhang
|
0aa09ab40d
|
[diffusion] Reuse bit-exact modulation fast path for LTX-2.3 (#34930)
|
2026-08-17 09:04:10 +08:00 |
|
|
|
d91c3682b0
|
[AMD][CI] Add GPT-OSS perf benchmarks to the ROCm 7.2 nightly (#34645)
Co-authored-by: Cursor Agent <cursoragent@cursor.com>
Co-authored-by: Michael <michaelzhang-ai@users.noreply.github.com>
|
2026-08-16 16:35:09 -07:00 |
|
|
Yuwei AnandClaude Opus 5
|
a508d60295
|
[BCG][6/N] Allow prefill breakable CUDA graph for the Kimi archs (#34245)
Co-authored-by: Claude Opus 5 (1M context) <noreply@anthropic.com>
|
2026-08-16 15:57:14 -07:00 |
|
|
Lianmin Zheng
|
f61f584347
|
Add explicit EPLB balancedness reporting modes (#34998)
|
2026-08-16 15:31:11 -07:00 |
|
|
Lianmin ZhengandJialin Ouyang
|
c6ebcf39ee
|
[VLM] Avoid synchronizing multimodal placeholder counts (#34995)
Co-authored-by: Jialin Ouyang <Jialin.Ouyang@gmail.com>
|
2026-08-16 15:15:49 -07:00 |
|
|
Lianmin ZhengandYe Qi
|
32e6fb4fdc
|
[Frontend] Apply request header overrides to chat completions (#35001)
Co-authored-by: Ye (Charlotte) Qi <ye.charlotte.qi@gmail.com>
|
2026-08-16 15:08:47 -07:00 |
|
|
EthanandQAQEthan
|
5534380d46
|
[Spec] Support logprobs with DSpark speculative decoding (#34696)
Co-authored-by: QAQEthan <QAQEthan@users.noreply.github.com>
|
2026-08-16 15:05:13 -07:00 |
|
|
Lianmin Zheng
|
67e12131df
|
Build Rust extensions on demand in source checkouts (#34994)
|
2026-08-16 14:58:06 -07:00 |
|
|
Liangsheng Yin
|
bae353ba55
|
[misc] Rename shared-read boundary to shared-read ends and fix wrapper delegation (#34982)
|
2026-08-16 14:36:31 -07:00 |
|
|
Ke Bao
|
ace7314173
|
Add bit-exact guard for extra_buffer_lazy (#35030)
|
2026-08-16 23:34:46 +08:00 |
|
|
Xiaoyu Zhang
|
41abbb0d32
|
[diffusion] Accelerate Cosmos3 T2I QKNorm+RoPE (#34932)
|
2026-08-16 20:15:32 +08:00 |
|
|
Xiaoyu Zhang
|
095ec6c997
|
[diffusion][kernel] Accelerate Sana BCG with bit-exact conv post-processing (#34928)
|
2026-08-16 20:05:57 +08:00 |
|
|
Mick
|
3d3194f6c3
|
vlm: cache kimi-k3 per-image processor artifacts (#34404)
|
2026-08-16 19:51:13 +08:00 |
|
|
Mick
|
968b355f12
|
vlm: streamline vision sdpa reshapes (#34991)
|
2026-08-16 19:05:53 +08:00 |
|
|
Mohammad Miadh AngkadandMohammad Angkad
|
6ab4b99bc2
|
[Quantization] Fix GPTQ scheme attachment broken by LinearBase.scheme default (#34962)
Co-authored-by: Mohammad Angkad <mohammad.angkad@radixark.ai>
|
2026-08-16 00:48:02 -07:00 |
|
|
cctry
|
8922bb98e2
|
refactor(hicache): flatten L2 transfer execution (#34793)
GB300 test fails unrelated
|
2026-08-16 00:33:34 -07:00 |
|