|
3ed46f599f
|
[core] Don't force seq_lens_cpu publication under piecewise CUDA graph (#28633)
Co-authored-by: jonnykong <jonnykong@fb.com>
Co-authored-by: Liangsheng Yin <hnyls2002@gmail.com>
Co-authored-by: hnyls2002 <lsyincs@gmail.com>
|
2026-06-19 15:12:07 -07:00 |
|
|
|
c436a8161a
|
[AMD] Enable HiSparse on ROCm (#26639)
Co-authored-by: clintg6 <7388379+clintg6@users.noreply.github.com>
Co-authored-by: HAI <hixiao@gmail.com>
|
2026-06-19 11:59:45 -07:00 |
|
|
Baizhou Zhang
|
e3026ef016
|
[3/N][CP] Implement zigzag CP strategy (#28421)
|
2026-06-18 15:10:30 -07:00 |
|
|
Baizhou Zhang
|
77f327cb6e
|
[2/n] [CP] Add context parallel strategy abstractions (#27313)
|
2026-06-16 00:20:04 -07:00 |
|
|
huangtingwei
|
b5bcd76a41
|
[HiCache & JIT Kernel] Refactoring HiCache Write-Back Kernel (#21631)
|
2026-06-15 19:44:27 -07:00 |
|
|
Shangming Cai
|
378e66d248
|
[PD] Remove outdated backend whitelist for decode radix cache (#28238)
Signed-off-by: Shangming Cai <csmthu@gmail.com>
|
2026-06-15 22:36:05 +08:00 |
|
|
inkcherryandDuyi-Wang
|
eb9483b5c2
|
[PD][AMD]: incremental KV transfer with decode radix cache (#26288)
Signed-off-by: inkcherry <mingzhi.liu@amd.com>
Co-authored-by: Duyi-Wang <duyi.wang@amd.com>
|
2026-06-13 00:06:44 -07:00 |
|
|
Ting SUN
|
ade30fd494
|
fix(server): serialize nested dict config values as JSON (#28094)
Signed-off-by: Ting Sun <suntcrick@gmail.com>
|
2026-06-12 19:27:31 -07:00 |
|
|
Baizhou Zhang
|
3c1b0fb226
|
[1/n] [CP] Simplify prefill context parallel server args (#27312)
|
2026-06-10 14:11:38 -07:00 |
|
|
shuwennandQiaolin Yu
|
3600a9ac5f
|
[SPEC] feat: init adaptive spec params from config (#27493)
Co-authored-by: Qiaolin Yu <liin1211@outlook.com>
|
2026-06-10 18:55:25 +00:00 |
|
|
|
2495c02c2c
|
[Refactor] Cuda Graph Runner/Backend Refactor (#23906)
Co-authored-by: BBuf <1182563586@qq.com>
Co-authored-by: Cheng Wan <54331508+ch-wan@users.noreply.github.com>
Co-authored-by: Lianmin Zheng <lianminzheng@gmail.com>
|
2026-06-09 21:36:57 -07:00 |
|
|
fzyzcjy
|
678e73a9ee
|
Add a deterministic token oracle and production write-input assertion (#26815)
|
2026-05-31 09:57:43 +08:00 |
|
|
Jimmy Shong
|
716e670d3d
|
[bugfix]: size CuteDSL MoE allgather buffers for the worst-case forward (#26696)
|
2026-05-30 00:27:20 -07:00 |
|
|
MingxuZh
|
21ba329dac
|
[Xeon] CPU CI enhancement for Intel Xeon platforms (#24649)
|
2026-05-28 10:49:04 +08:00 |
|
|
Liangsheng Yin
|
aec4022e58
|
[Spec] Clean up draft-window-size handling; extract spec arg setup to arg_groups (#25424)
|
2026-05-16 03:23:48 -07:00 |
|
|
Liangsheng Yin
|
b7d62bd724
|
[CI] Rename basic CI stage-a/b/c -> base-a/b/c for symmetry with extra CI (#25420)
|
2026-05-15 18:26:55 -07:00 |
|
|
|
c701a08765
|
feat: [2/2][DeepEP] Add waterfill load balancing for shared expert dispatch (#19290)
Co-authored-by: Sisyphus <clio-agent@sisyphuslabs.ai>
Co-authored-by: root <aichenf@nvidia.com>
Co-authored-by: Cheng Wan <54331508+ch-wan@users.noreply.github.com>
|
2026-05-13 19:23:41 -07:00 |
|
|
Jia Guo
|
da0eeb82f2
|
perf: add --prefill-only-disable-kv-cache to skip KV pool allocation (#23675)
|
2026-05-11 13:10:24 -07:00 |
|
|
ZhanghengandShangming Cai
|
9a5450ad73
|
[PD]: Support incremental transfer for mooncake transfer engine (#24257)
Co-authored-by: Shangming Cai <csmthu@gmail.com>
|
2026-05-04 00:57:59 +08:00 |
|
|
ishandhanani
|
5b7ce417d0
|
[P/D disagg] - support decode side radix cache (#19746)
|
2026-05-01 21:55:34 +08:00 |
|
|
sglang-botandsglang-bot
|
da175b964d
|
chore: update CI test est_time values (#23785)
Co-authored-by: sglang-bot <sglang-bot@users.noreply.github.com>
|
2026-04-26 20:17:50 -07:00 |
|
|
|
265696b176
|
chore: update CI test est_time values (#22565)
Co-authored-by: Cheng Wan <chwan@rice.edu>
Co-authored-by: sglang-bot <sglang-bot@users.noreply.github.com>
Co-authored-by: Cheng Wan <54331508+ch-wan@users.noreply.github.com>
|
2026-04-10 18:15:02 -07:00 |
|
|
Liangsheng Yin
|
e4b1366a46
|
[Spec][Ngram] Support multiple SAMs with dynamic HTTP API (#22203)
|
2026-04-06 18:49:22 -07:00 |
|
|
Khoa Pham
|
12272b6791
|
[Spec][Ngram] 6/N: Load an external corpus and construct a Suffix Automaton (#21425)
|
2026-04-06 00:11:14 -07:00 |
|
|
Liangsheng YinandClaude Opus 4.6
|
875a615993
|
fix(ci): update est_time for 57 tests based on runtime analysis (#21896)
Co-authored-by: Claude Opus 4.6 (1M context) <noreply@anthropic.com>
|
2026-04-01 20:16:13 -07:00 |
|
|
Lianmin Zheng
|
814202704b
|
ci: unify PR test suite naming (#21187)
|
2026-03-23 00:18:45 -07:00 |
|
|
shuwenn
|
6c91590e1b
|
[HiCache] refactor: hicache normalization flow and compatibility checks (#19669)
|
2026-03-20 18:38:44 -07:00 |
|
|
Ke Bao
|
c3483e8e97
|
[CI] Move existing unit tests into unit directory (#20631)
|
2026-03-15 23:25:18 +08:00 |
|