 Xingyu Liu
|
578d27e56a
|
[bugfix] Honor cast_x_before_out_mul in RMSNorm.forward_cuda residual path (#25920)
Signed-off-by: Xingyu Liu <charlotteliu12x@gmail.com>
|
2026-05-28 01:22:46 -07:00 |
|
|
Cheng WanandClaude Opus 4.7
|
12e28bdf0c
|
Fix FlashInfer SWA EXTEND-with-prefix correctness in merge_state path (#26513)
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
|
2026-05-28 01:16:58 -07:00 |
|
|
Cheng WanandClaude Opus 4.7
|
00cd6fb3d9
|
Add sliding-window mask support to TorchNativeAttnBackend (#26516)
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
|
2026-05-28 01:06:57 -07:00 |
|
|
ZeyuanChen2000
|
a245cae3d1
|
[NPU] fix model ERNIE-4.5-21B-A3B-PT bias need 1D error (#26038)
|
2026-05-28 16:05:39 +08:00 |
|
|
Cheng WanandClaude Opus 4.7
|
8ca09a30f1
|
Allow Optional key/value in unified_attention_with_output split-op (MLA absorb fix) (#26515)
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
|
2026-05-28 01:04:07 -07:00 |
|
|
Cheng WanandClaude Opus 4.7
|
b429a30428
|
Expose Flex attention causal/decode masks as static methods (#26514)
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
|
2026-05-28 01:03:32 -07:00 |
|
|
Cheng WanandClaude Opus 4.7
|
e5f5d84780
|
Fix FA DRAFT_EXTEND_V2 cache extent (#26512)
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
|
2026-05-28 00:56:23 -07:00 |
|
|
Xingyu Liu
|
770c51b127
|
[Bug] Forward fixed_split_size in SWA / cross-attention paths of FlashInfer backend (#26412)
Signed-off-by: Xingyu Liu <charlotteliu12x@gmail.com>
|
2026-05-28 00:52:26 -07:00 |
|
|
Liangsheng Yin
|
8dca6291c7
|
[CI] FA3: ascending cuda-graph capture to avoid varlen workspace IMA (#26532) (#26550)
|
2026-05-28 00:50:35 -07:00 |
|
|
DarkSharpnessandClaude Opus 4.7
|
8f21b3e2ef
|
[Refactor] JIT kernel benchmark (#25274)
Co-authored-by: Claude Opus 4.7 <noreply@anthropic.com>
|
2026-05-28 00:49:55 -07:00 |
|
|
hanwlax
|
794fdd39ef
|
fix: adapt dots_vlm for transformers v5 (#25829)
|
2026-05-28 15:26:13 +08:00 |
|
|
Brayden Zhongandb8zhong
|
50e0b3b77f
|
Support Flashinfer Cute-DSL MLA attention (#24737)
Co-authored-by: b8zhong <b8zhong@users.noreply.github.com>
|
2026-05-28 00:21:32 -07:00 |
|
|
Brayden Zhongandb8zhong
|
e31ea50df8
|
Remove DeepGEMM for indexer GEMM in piecewise NSA path (#26494)
Co-authored-by: b8zhong <b8zhong@users.noreply.github.com>
|
2026-05-28 00:15:23 -07:00 |
|
|
Liangsheng Yin
|
686ef50672
|
Group ScheduleBatch and ForwardBatch fields by data-flow role (#26022)
|
2026-05-28 00:11:20 -07:00 |
|
|
Brayden Zhongandb8zhong
|
b4808d44da
|
Use Cute-DSL MXFP8 quantize kernels (#25486)
Co-authored-by: b8zhong <b8zhong@users.noreply.github.com>
|
2026-05-28 00:01:31 -07:00 |
|
|
Brayden Zhong
|
97dd6aad60
|
Add a little env var for disabling Flashinfer autotune cache (#26193)
|
2026-05-27 23:59:59 -07:00 |
|
|
Xinyuan Tong
|
bed20249f1
|
fix(tool_call): reland schema type normalization (#26433)
|
2026-05-28 14:31:18 +08:00 |
|
|
Mike QiuandMike_Qiu
|
8ff66b707f
|
feat: convert mm_hashes to str in encode_server for Mooncake key compat (#26487)
Co-authored-by: Mike_Qiu <qiudayu.qdy@antgroup.com>
|
2026-05-28 14:16:29 +08:00 |
|
|
Xiaoyu Zhang
|
e60f799b40
|
Enable Kimi-K2.5 piecewise CUDA graph (#26382)
|
2026-05-27 22:51:33 -07:00 |
|
|
Jay Chun
|
b437a0d066
|
Fix PD decode radix cache double-counting cached_tokens (#25973)
|
2026-05-28 11:50:03 +08:00 |
|
|
Chunyuan WU
|
714fdd9723
|
Fix MiniMax-M2.7 on CPU (#25061)
|
2026-05-28 10:53:13 +08:00 |
|
|
Shaoting
|
14c1bb2721
|
[Feat][LMCache] Support LMCache mp mode (#24089)
Signed-off-by: Shaoting-Feng <stfeng@uw.edu>
|
2026-05-28 10:15:09 +08:00 |
|
|
jvzibro
|
421bda6d85
|
[Bug Fix] Remove H20 device check for FlashInfer AllReduce Fusion (#26470)
|
2026-05-28 00:45:55 +00:00 |
|
|
YAMY
|
eae03ce3b2
|
refactor(dsv4): route MHC prenorm through DeepGEMM wrapper (#26238)
|
2026-05-27 17:45:45 -07:00 |
|
|
Netanel Haber
|
0abe6a85a5
|
Support NemotronHPuzzleForCausalLM (#24429)
Signed-off-by: Netanel Haber <58652339+netanel-haber@users.noreply.github.com>
|
2026-05-27 16:12:44 -07:00 |
|
|
Mick
|
24bcb37efb
|
[diffusion] fix: fix diffusion LoRA consistency cases (#26327)
|
2026-05-28 06:29:35 +08:00 |
|
|
+2
|
deaba74745
|
[AMD][DSV4] DSV4 MTP graph + sparse triton attn optimizations (#26383)
Co-authored-by: wunhuang <wunhuang@amd.com>
Co-authored-by: Thomas Wang <1am9trash@gmail.com>
Co-authored-by: Xinyi Song <86638975+RolaoDenthu@users.noreply.github.com>
Co-authored-by: HaiShaw <hixiao@gmail.com>
Co-authored-by: amd-danli103 <danli103@amd.com>
Co-authored-by: Lin, Soga <soga.lin@amd.com>
Co-authored-by: Raiden-Makoto <Raiden-Makoto@users.noreply.github.com>
Co-authored-by: Hubert Lu <55214931+hubertlu-tw@users.noreply.github.com>
Co-authored-by: yichiche@amd.com <jacky.cheng>
Co-authored-by: yctseng0211 <yctseng@amd.com>
Co-authored-by: Bingxu Chen <bingxche@amd.com>
|
2026-05-27 15:23:35 -07:00 |
|
|
Chunan Zeng
|
e06058ed62
|
[Kernel] Import flash_mla kernels from sglang kernel for deepseek v4 (#26499)
|
2026-05-27 14:32:44 -07:00 |
|
|
|
19663aafcd
|
Support batch size > 1 when enable CP (#23269)
Co-authored-by: Shunkang <182541032+Shunkangz@users.noreply.github.co>
Co-authored-by: Khoa Pham <khoa.pham@radixark.ai>
Co-authored-by: Baizhou Zhang <sobereddiezhang@gmail.com>
|
2026-05-27 14:11:17 -07:00 |
|
|
Kaixi Hou
|
ddf0627254
|
[NVIDIA] [GDN] Add FlashInfer prefill support for SM100+ (Blackwell) (#22921)
|
2026-05-27 13:58:05 -07:00 |
|
|
sglang-botandsglang-bot
|
14f81a67d9
|
chore: bump sglang-kernel version to 0.4.3 (#26421)
Co-authored-by: sglang-bot <sglang-bot@users.noreply.github.com>
|
2026-05-27 11:31:11 -07:00 |
|
|
jasonjk-park
|
d6e1692410
|
Allow custom speculative algorithm to support disaggregation (#26195)
|
2026-05-27 09:54:53 -07:00 |
|
|
Sam HandYihao Wang
|
a95b4e2e09
|
[Feature] WebSocket streaming audio input for ASR (#22848)
Co-authored-by: Yihao Wang <42559837+AgainstEntropy@users.noreply.github.com>
|
2026-05-27 22:44:55 +08:00 |
|
|
weireweireandZhangheng
|
034dd39189
|
Support KV events for UnifiedRadixCache (#26387)
Co-authored-by: Zhangheng <hzh0425@apache.org>
|
2026-05-27 22:10:40 +08:00 |
|
|
Zhangheng
|
5f8911183b
|
[UnifiedTree]: Update Unified Radix Cache README (#26485)
|
2026-05-27 21:50:53 +08:00 |
|
|
gjsheu
|
d9d719b270
|
[npu] [bugfix] Add contiguous operation during quantized weight loading. (#26309)
|
2026-05-27 19:55:58 +08:00 |
|
|
zhaozx-cn
|
83d5f4604c
|
[NPU]add decord2 for npu (#26308)
Signed-off-by: zhaozx-cn <zhaozx2116@163.com>
|
2026-05-27 19:48:16 +08:00 |
|
|
Makcum888eandronnie_zheng
|
3afc80d781
|
[diffusion] Fix multi image input for GLM-Image (#26311)
Co-authored-by: ronnie_zheng <zl19940307@163.com>
|
2026-05-27 12:33:20 +03:00 |
|
|
Jialin Ouyang
|
98bc6f3c22
|
API Perf: Replace pydantic per-element validation with C loop validation (#26355)
|
2026-05-27 02:04:07 -07:00 |
|
|
Liangsheng Yin
|
216ed270e5
|
refresh resolve_seq_lens_cpu comments (#26463)
|
2026-05-27 00:51:43 -07:00 |
|
|
Mick
|
f70e604101
|
[diffusion] fix: fix diffusion serve warmup defaults (#26247)
|
2026-05-27 15:43:47 +08:00 |
|
|
Liangsheng Yin
|
163b970127
|
[core] WAR barrier for overlap schedule buffer writes, without fwd occupancy cost (#26380)
|
2026-05-26 23:58:32 -07:00 |
|
|
ant-yyand得泽
|
dea85c30f4
|
Add Ling_2_6 (#23837)
Signed-off-by: vito.yy <vito.yy@antgroup.com>
Co-authored-by: 得泽 <zhangkaihong.zkh@antgroup.com>
|
2026-05-27 14:57:23 +08:00 |
|
|
Makcum888e
|
9060509214
|
[NPU] fix CI (#26390)
|
2026-05-27 09:45:42 +03:00 |
|
|
xdtbynd
|
21d0e74aff
|
Disable torch.compile for NPU in speculative overlap utils (#26403)
|
2026-05-27 12:30:53 +08:00 |
|
|
|
d45ee3f6c5
|
[HiCache] fix: Mooncake Dummy Client mode for hybrid Mamba models (#25278)
Co-authored-by: Cursor Agent <cursoragent@cursor.com>
Co-authored-by: Teng Ma <stmatengss@users.noreply.github.com>
|
2026-05-27 10:29:52 +08:00 |
|
|
Liangsheng Yin
|
1051a8456f
|
[core] Maintain req_pool_indices_cpu host mirror (like seq_lens_cpu) (#26425)
|
2026-05-26 18:59:54 -07:00 |
|
|
Liangsheng Yin
|
6076066e38
|
Add mooncake_tcp transfer backend (mooncake over TCP) (#26346)
|
2026-05-26 18:15:55 -07:00 |
|
|
vikram singh shekhawatandMa Mingfei
|
737c6cd6d1
|
[XPU] Add registry mechanism for XPU CI tests (#25405)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-05-27 08:56:59 +08:00 |
|
|
|
87c3171aaa
|
[CPU] Add support for Qwen3-vl and Qwen3-omni (#12662)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
Co-authored-by: Xinyuan Tong <115166877+JustinTong0323@users.noreply.github.com>
|
2026-05-27 08:56:09 +08:00 |
|