Xinyuan Tong
|
6174f1cad8
|
[test] Set init-static attrs in mm_process_config mock fixtures (#30766)
|
2026-07-10 03:00:00 -07:00 |
|
BingjiaWang
|
fd19a76237
|
[BUG] fix strip streaming empty-string suffix from DSV4 tool arguments (#29883)
|
2026-07-10 02:05:26 -07:00 |
|
 Junjie CaoandZhangheng
|
1d8e3c248b
|
Fix DSV4 HiSparse SWA tail allocation forwarding (#30408)
Co-authored-by: Zhangheng <hzh0425@apache.org>
|
2026-07-10 15:27:02 +08:00 |
|
Xinyuan Tong
|
b76dd0be69
|
Fix Mistral GSM8K chat eval (#27757)
|
2026-07-09 21:08:48 -07:00 |
|
Liangsheng Yin
|
23390589f7
|
[misc] Remove unit test cases that fail the admission criteria (round 3) (#30713)
|
2026-07-09 19:42:51 -07:00 |
|
Liangsheng Yin
|
ccd2028def
|
[style] Extract init-static values in tokenizer + multimodal path (#30709)
|
2026-07-09 19:36:34 -07:00 |
|
Liangsheng Yin
|
b5e75b9423
|
[style] Extract init-static values in scheduler hot path (#30707)
|
2026-07-09 19:33:02 -07:00 |
|
Ma Mingfei
|
073b36853f
|
[CPU] update fla.cpp to support when num_head_v is not multiples of 16 (#30604)
|
2026-07-10 09:21:07 +08:00 |
|
Mick
|
5ce5e1ee3e
|
[Diffusion] Revert CPU AMX optimizations (#30716)
|
2026-07-10 09:09:38 +08:00 |
|
fzyzcjy
|
1e75ba236e
|
Avoid implicit field-based side channel in Scheduler planning (#29408)
|
2026-07-10 08:55:51 +08:00 |
|
fzyzcjy
|
5be9c9f7c6
|
Localize cur_batch field in Scheduler to avoid field-based state access (#29407)
|
2026-07-10 08:55:06 +08:00 |
|
 
|
2e66707399
|
Fix pipeline-parallel abort missing in-flight requests in non-current microbatch slots (#29405)
Co-authored-by: burling <3637497+burling@users.noreply.github.com>
Co-authored-by: zhaotyer <89376832+zhaotyer@users.noreply.github.com>
|
2026-07-10 08:53:18 +08:00 |
|
 
|
2c6cd1ef41
|
[Dep] Upgrade flashinfer to 0.6.14 (#29910)
Co-authored-by: Brayden Zhong <b8zhong@uwaterloo.ca>
Co-authored-by: Mohammad Miadh Angkad <176301910+mmangkad@users.noreply.github.com>
|
2026-07-09 17:52:33 -07:00 |
|
 Lianmin Zhengandtanujtiwari1998
|
cfc66e05c5
|
[tokenizer] Support pluggable tokenizer worker class in multi-tokenizer mode (#30630)
Co-authored-by: tanujtiwari1998 <168470992+tanujtiwari1998@users.noreply.github.com>
|
2026-07-09 17:31:54 -07:00 |
|
Liangsheng Yin
|
a36c873147
|
[misc] Remove unit test cases that fail the admission criteria (round 2) (#30703)
|
2026-07-09 16:35:59 -07:00 |
|
Liangsheng Yin
|
c53559ba10
|
[misc] Remove unit test cases that fail the admission criteria (#30690)
|
2026-07-09 15:31:28 -07:00 |
|
Spandan Tiwari
|
40a522203c
|
[Quantization][Bugfix]: Join multi-arg RuntimeError in Quark _check_scheme_supported (#25694)
|
2026-07-09 15:07:14 -07:00 |
|
Spandan Tiwari
|
48d98b7c68
|
[Quantization][bugfix] Correct E8M0 NaN-sentinel detection in e8m0_to_f32 (#25519)
|
2026-07-09 15:02:53 -07:00 |
|
Xinyuan Tong
|
7132af28de
|
Fix garbage output for bare-tekken Mistral checkpoints (e.g. Leanstral) (#30396)
|
2026-07-10 00:08:38 +05:30 |
|
Mohammad Miadh Angkad
|
b0ecbceed9
|
[Bugfix] Migrate retired parallel accessors (#30653)
|
2026-07-09 11:22:34 -07:00 |
|
 
|
26ba3458d3
|
[AMD] Fix int32 offset overflow in Triton decode-attention kernels (#28788)
Co-authored-by: Chun Fang <chun.fang@amd.com>
Co-authored-by: HaiShaw <hixiao@gmail.com>
|
2026-07-09 11:20:04 -07:00 |
|
YAMY
|
2e4d6368c3
|
[GDN] Auto-select FlashInfer GDN prefill on validated SM100 configs (#29734)
|
2026-07-10 00:26:00 +08:00 |
|
 cctryandcctry
|
1959335997
|
refactor(load-snapshot): build LoadSnapshot directly, drop legacy get_loads IPC (#30525)
Co-authored-by: cctry <cctry@fb.com>
|
2026-07-09 05:58:10 -07:00 |
|
fzyzcjy
|
6ab7a65d94
|
Support grad injection and step override in the dumper's model dump (#30657)
|
2026-07-09 20:26:05 +08:00 |
|
fzyzcjy
|
5b28465eb9
|
Cap diagnostic detail computation for failing tensors (#30656)
|
2026-07-09 20:19:51 +08:00 |
|
fzyzcjy
|
287291c232
|
Fix rel_diff being nan for bitwise-identical tensors (#30655)
|
2026-07-09 20:16:18 +08:00 |
|
fzyzcjy
|
0d7e8cfb85
|
Support per-regex diff-threshold predicates in the tensor comparator (#30654)
|
2026-07-09 20:15:36 +08:00 |
|
Lianmin Zheng
|
a9e804623e
|
Allow EPLB manual test to use FlashInfer A2A (#30641)
|
2026-07-09 03:46:07 -07:00 |
|
Shijin Zhang
|
8e54517f02
|
[Feat][GLM5.2] Add DSA Cache Layer Split under Prefill CP (#29421)
Signed-off-by: Shijin Zhang <75300765+Dovis01@users.noreply.github.com>
|
2026-07-09 03:03:56 -07:00 |
|
Cheng Wan
|
c02b032da0
|
[fix] Repoint the prefetch-dispatch test at the loader's current config binding (#30631)
|
2026-07-09 02:21:04 -07:00 |
|
Cheng Wan
|
1f15308dca
|
[refactor] Retire the legacy config accessor and the remaining process singletons (#30493)
|
2026-07-09 02:10:47 -07:00 |
|
Cheng Wan
|
e703f9e566
|
[refactor] Adopt get_parallel() everywhere and close out the parallel wrapper surface (#30492)
|
2026-07-09 02:09:39 -07:00 |
|
Cheng Wan
|
06eb1b1838
|
[refactor] Split the DP gathered-buffer state between flags.dp and ctx.forward (#30491)
|
2026-07-09 02:09:21 -07:00 |
|
Cheng Wan
|
fef2128e19
|
[refactor] Add the per-forward flags tier: ctx.forward (#30490)
|
2026-07-09 02:09:03 -07:00 |
|
Cheng Wan
|
65b14881c5
|
[refactor] Move the EP dispatcher and fusion-workspace manager state onto ctx.resources (#30489)
|
2026-07-09 02:08:35 -07:00 |
|
 AMD-yanfeiwangandDuyi-Wang
|
d74619b373
|
[AMD] Enable JIT staged HiCache write-back and fix CPU-index crash (#28534)
Co-authored-by: Duyi-Wang <duyi.wang@amd.com>
|
2026-07-09 01:22:37 -07:00 |
|
Ata Fatahi
|
866ae6848f
|
[PDD] Add true request retraction for PDD (#25372)
Signed-off-by: Ata Fatahi <immrata@gmail.com>
|
2026-07-09 15:33:01 +08:00 |
|
Mohammad Miadh Angkad
|
666a09fe2a
|
Disable multi-threaded load by default when prefetch is on (#30146)
|
2026-07-09 00:28:53 -07:00 |
|
Liangsheng Yin
|
64e2a73c80
|
[Fix] Serialize FanOutCommunicator queueing calls with a FIFO-fair asyncio.Lock (#30606)
|
2026-07-09 00:04:43 -07:00 |
|
 weireweireandweireweire
|
1c9eb6bb0b
|
[DSV4] Fix draft SWA transfer for disaggregated MTP (#30461)
Co-authored-by: weireweire <20922698+weireweire@users.noreply.github.com>
|
2026-07-09 13:18:34 +08:00 |
|
 Haotong ZouandValentine233
|
3b43df5b6d
|
Support speculative decoding on CPU (#27862)
Co-authored-by: Valentine233 <xuan.liao@intel.com>
|
2026-07-09 10:27:09 +08:00 |
|
 jianan-guandMa Mingfei
|
177c048c68
|
[Diffusion][CPU] Adding AMX optimizations for CPU platform (#28527)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-07-09 10:26:22 +08:00 |
|
Michael
|
cf8f1df6e8
|
[AMD] add dedicated jit-kernel-benchmark-test-amd stage + register portable JIT benches (#30307)
|
2026-07-08 18:09:05 -07:00 |
|
Xinyuan Tong
|
074bb928f0
|
Move template manager files under parser; update CODEOWNERS (#26052)
|
2026-07-08 16:47:36 -07:00 |
|
 Cheng WanandClaude Opus 4.8
|
cc13e2eae7
|
[CI] Move piecewise CUDA graph (pcg) tests to nightly (#30563)
Co-authored-by: Claude Opus 4.8 <noreply@anthropic.com>
|
2026-07-08 16:07:08 -07:00 |
|
cctry
|
096551eed6
|
Make CUDA graph disabling PD-role-aware (prefill/decode) (#30409)
|
2026-07-08 15:08:22 -07:00 |
|
Lianmin Zheng
|
ca8f15cd70
|
Fix FlashInfer A2A IMA by DP-synchronizing the decode graph bucket (#30242) (#30450)
|
2026-07-08 14:34:49 -07:00 |
|
Michael
|
c55190a638
|
[AMD] Register 2 CPU-bound 1-GPU tests (phase_checker, scripted_runtime_core) for AMD PR CI (#30446)
|
2026-07-08 14:04:23 -07:00 |
|
Michael
|
47a6dfd708
|
[AMD] Register 3 ROCm-portable JIT kernel tests for AMD CI (#30212)
|
2026-07-08 13:38:17 -07:00 |
|
 Xinyuan TongandEazyReal
|
45019b56ce
|
[Bugfix] Map reasoning_effort=low to Nemotron-3 Super low_effort + warn on unsupported levels (#30463)
Co-authored-by: EazyReal <8047065+EazyReal@users.noreply.github.com>
|
2026-07-08 12:19:44 -07:00 |
|