 Ma Mingfei
|
073b36853f
|
[CPU] update fla.cpp to support when num_head_v is not multiples of 16 (#30604)
|
2026-07-10 09:21:07 +08:00 |
|
|
Mick
|
5ce5e1ee3e
|
[Diffusion] Revert CPU AMX optimizations (#30716)
|
2026-07-10 09:09:38 +08:00 |
|
|
Ma Mingfei
|
fdf6c70e3a
|
fix arm test_norm.py error (#30597)
|
2026-07-09 14:36:45 +08:00 |
|
|
Haotong ZouandValentine233
|
3b43df5b6d
|
Support speculative decoding on CPU (#27862)
Co-authored-by: Valentine233 <xuan.liao@intel.com>
|
2026-07-09 10:27:09 +08:00 |
|
|
jianan-guandMa Mingfei
|
177c048c68
|
[Diffusion][CPU] Adding AMX optimizations for CPU platform (#28527)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-07-09 10:26:22 +08:00 |
|
|
Ma Mingfei
|
30fb0dd851
|
[CPU] add fused_qk_gemma_norm and refactor norm kernel implementation (#30216)
|
2026-07-07 08:52:59 +08:00 |
|
|
Ma Mingfei
|
bd3b252e0a
|
[CPU] use faster exp in silu_and_mul (#29382)
|
2026-06-29 09:38:30 +08:00 |
|
|
Ma Mingfei
|
3217410cf6
|
[CPU] enable fused_sigmoid_mul on CPU device (#29378)
|
2026-06-29 09:38:04 +08:00 |
|
|
Yibo Cai
|
4b0b0ea55f
|
[sgl-kernel/cpu]: exclude amx gemm source from arm build (#29286)
|
2026-06-26 08:23:43 +08:00 |
|
|
Yibo Cai
|
4ce1c180bd
|
[sgl-kernel/cpu]: fix arm64 w8a8 moe kernel signature (#29270)
|
2026-06-26 08:11:57 +08:00 |
|
|
Ma Mingfei
|
1ba7c79761
|
[CPU] add indices in chunk_gated_delta_rule (#29267)
|
2026-06-26 07:51:07 +08:00 |
|
|
Ma Mingfei
|
2c3f007a65
|
[CPU] optimize GDN prefill performance (#29117)
|
2026-06-25 09:04:34 +08:00 |
|
|
Zaili WangandMa Mingfei
|
512bfbb1e1
|
[CPU] Explicitly enable AVX512 & AMX instruction set (#26145)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-06-03 13:40:41 +08:00 |
|
|
blzheng
|
a722b1a437
|
[CPU] fix incorrect index of b_ptr in fused_sigmoid_gating_delta_rule… (#26634)
|
2026-05-29 16:08:12 +08:00 |
|
|
|
3ecf2c76ad
|
[CPU] Add GPT-OSS model optimization for CPU (#16775)
Co-authored-by: mingfeima <mingfei.ma@intel.com>
Co-authored-by: jianan-gu <jianan.gu@intel.com>
|
2026-05-29 16:05:26 +08:00 |
|
|
Chunyuan WU
|
714fdd9723
|
Fix MiniMax-M2.7 on CPU (#25061)
|
2026-05-28 10:53:13 +08:00 |
|
|
Ma Mingfei
|
821d5f4a5b
|
[CPU] add faster KV-cache writes (#25874)
|
2026-05-25 10:28:52 +08:00 |
|
|
|
84ea47eb22
|
[CPU] Fix issues when running llama3.2-11B vision model with image tasks (#8666)
Co-authored-by: JieXin Liang <Alcanderian@users.noreply.github.com>
Co-authored-by: Yineng Zhang <me@zhyncs.com>
Co-authored-by: jianan-gu <jianan.gu@intel.com>
|
2026-05-21 13:09:18 +08:00 |
|
|
miamiaoxyzandMa Mingfei
|
5147de26e4
|
Fix AMX GQA extend attention (#25180)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-05-18 09:30:02 +08:00 |
|
|
Yibo Cai
|
55d8223c2b
|
[sgl-kernel/cpu] support w8a8 int8 model for arm cpu (#16045)
skip gpu test as this one is not related to gpu backend.
|
2026-05-08 14:47:06 +08:00 |
|
|
Mandepudi Rani ChowdaryandMa Mingfei
|
55224fff08
|
Add Arm64 CPU Phase 1A CI bootstrap (#22123)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-05-08 09:28:23 +08:00 |
|
|
|
10fd0faccd
|
[CPU] Add Qwen3.5 model optimization for CPU (#19484)
Co-authored-by: Zheng, Beilei <beilei.zheng@intel.com>
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
Co-authored-by: Xinyuan Tong <115166877+JustinTong0323@users.noreply.github.com>
|
2026-04-26 10:12:36 -07:00 |
|
|
Ma Mingfei
|
23e4d381f0
|
[CPU] remove RECORD_FUNCTION (#23528)
|
2026-04-24 09:18:29 +08:00 |
|
|
jianan-guandMa Mingfei
|
ad0fc88810
|
[CPU] [Quantization] Add GPTQ/AWQ 4bits quantization support for CPU (#22685)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-04-22 13:34:02 -07:00 |
|
|
Ma Mingfei
|
929e00eeab
|
[CPU] expand the interface of shared_expert without scaling factor (#22933)
merge since this is CPU only change on sgl-kernel.
|
2026-04-21 20:03:39 +08:00 |
|
|
|
0dcfae5553
|
[CPU] Add gemma4_rmsnorm_cpu kernel (#22842)
Co-authored-by: Copilot <198982749+Copilot@users.noreply.github.com>
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-04-17 13:03:16 +08:00 |
|
|
Chunyuan WUandMa Mingfei
|
6c89214584
|
[CPU][sgl-kernel] extend_attention_cpu and flash_attn_varlen_func: fix nan for large seq (#22434)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-04-17 13:01:01 +08:00 |
|
|
jianan-guandMa Mingfei
|
2ab141547d
|
[CPU] Add apply_routed_scaling_factor_on_output support for biased_grouped_topk fusion (#22413)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-04-10 15:16:05 +08:00 |
|
|
Yibo CaiandMa Mingfei
|
4644d28213
|
[sgl-kernel/cpu] fix build error on non-x86 platform (#22245)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-04-10 09:58:07 +08:00 |
|
|
Ma Mingfei
|
af62bd9486
|
[CPU] Implement MXFP4 Gemm kernels for intel AMX to support GPT OSS series. (#14385)
|
2026-03-29 23:44:12 -07:00 |
|
|
blzhengandMa Mingfei
|
ed01e1d5d6
|
[CPU] add kernel apply_rotary_pos_emb_cpu for Qwen3-VL and Qwen3-Omni (#13121)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-03-29 23:43:46 -07:00 |
|
|
Ma Mingfei
|
6da8f5f69e
|
fix topk softmax performance issue (#14702)
|
2026-03-29 23:43:16 -07:00 |
|
|
Cao E
|
274581fb77
|
Add support for more batch sizes in cpu_graph_runner (#13881)
|
2026-03-19 09:50:56 -07:00 |
|
|
blzhengandFan Yin
|
cd22aa27a9
|
[CPU] Add FP8 Bmm support (#9744)
Co-authored-by: Fan Yin <1106310035@qq.com>
|
2026-03-18 22:19:48 -07:00 |
|
|
blzhengandWu, Chunyuan
|
c2b01bd2fc
|
[CPU] fix bug in AVX512 implementation of flash_attn_softmax (#20220)
Co-authored-by: Wu, Chunyuan <chunyuan.wu@intel.com>
|
2026-03-18 22:18:47 -07:00 |
|
|
Ma Mingfei
|
687d9eb66f
|
[CPU] Optimize image preprocessor performance for Qwen2VLImageProcessorFast (#15168)
|
2026-03-18 22:18:15 -07:00 |
|
|
Ma Mingfei
|
62d7454976
|
optimize conv3d used in patch embedding (#16040)
|
2026-03-18 22:17:53 -07:00 |
|
|
blzhengandgemini-code-assist[bot]
|
cbea9f6909
|
[CPU] improve numa memory binding (#19666)
Co-authored-by: gemini-code-assist[bot] <176961590+gemini-code-assist[bot]@users.noreply.github.com>
|
2026-03-18 22:15:50 -07:00 |
|
|
Zaili WangandMa Mingfei
|
2f4babe32b
|
[CPU] support LayerNorm with 3D shape (#15075)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-03-18 22:15:24 -07:00 |
|
|
blzhengandMa Mingfei
|
dc6aa26ce9
|
[CPU] Add mrope kernel for Qwen3-vl (#12531)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
|
2026-03-18 22:12:48 -07:00 |
|
|
Cao E
|
4f0f6cd9d0
|
Add torch.compile support for qwen3-next on CPU (#12444)
|
2026-02-26 23:28:03 -08:00 |
|
|
jianan-guandgemini-code-assist[bot]
|
c35aa0238c
|
[CPU][INT4] Add INT4 kernels for CPU (#8226)
Co-authored-by: gemini-code-assist[bot] <176961590+gemini-code-assist[bot]@users.noreply.github.com>
|
2026-01-29 22:30:13 -08:00 |
|
|
Ma Mingfei
|
88f7759402
|
[CPU] optimize flash_attn_varlen_func (#15708)
|
2026-01-29 22:07:05 -08:00 |
|
|
|
336dc4579e
|
[CPU] Optimize Qwen3-next model on CPU (#12525)
Co-authored-by: Ma Mingfei <mingfei.ma@intel.com>
Co-authored-by: Fan Yin <1106310035@qq.com>
|
2026-01-29 22:03:58 -08:00 |
|
|
blzheng
|
e27635a02d
|
[CPU] Add 4D input support for ROPE in sgl-kernel (#9337)
|
2025-12-16 17:27:39 +08:00 |
|
|
blzheng
|
d16ff357db
|
[CPU] Add Gemma3RMSNorm kernel in sgl-kernel and add ut (#9324)
|
2025-12-15 00:24:02 -08:00 |
|
|
Zaili Wang
|
d6bd2d1126
|
[CPU] layernorm & fused add-layernorm kernels (#14074)
|
2025-12-11 16:58:23 -08:00 |
|
|
Yibo Cai
|
7871593cc8
|
[cpu] Implement all gather/reduce for arm64 cpu (#12527)
|
2025-12-08 19:03:04 +08:00 |
|
|
blzheng
|
d257bf87b9
|
[CPU] add mamba fla kernels for Qwen3-next (#12324)
|
2025-12-06 14:16:23 +08:00 |
|
|
jianan-guandZheng, Beilei
|
70d2587324
|
[CPU] Optimize small oc GEMM for Qwen3-next on CPU (#12446)
Co-authored-by: Zheng, Beilei <beilei.zheng@intel.com>
|
2025-12-04 00:38:47 -08:00 |
|