 Qiaolin Yu
|
9869ef0849
|
Revert "[attn backend] avoid initing parent class's workspace buffer" (#25488)
|
2026-05-16 13:05:42 -07:00 |
|
|
Zheng Luo
|
435ea41cf0
|
Delegate ModelExpress loading to package (#24723)
Signed-off-by: Zheng Luo <zheluo@nvidia.com>
|
2026-05-16 11:16:44 -07:00 |
|
|
Zhangheng
|
0be539024f
|
[BugFix]: Fix DeepSeek V4 HiCache layer count logic (#25477)
|
2026-05-16 23:50:01 +08:00 |
|
|
Xiaoyu ZhangandCodex
|
2fc217df4d
|
[codex] Split diffusion quant CI coverage (#24599)
Co-authored-by: Codex <codex@example.com>
|
2026-05-16 22:05:02 +08:00 |
|
|
Chi McIsaac
|
596b45b373
|
[diffusion] fix: change default qwen-image vae precision to bf16 (#25411)
|
2026-05-16 21:55:31 +08:00 |
|
|
Xiaoyu Zhang
|
93bacc25ed
|
[codex] Optimize LTX2 split rotary kernel (#24732)
|
2026-05-16 20:58:38 +08:00 |
|
|
ybyang
|
0f50ed86c9
|
fix(pd): fix kv pools without end_layer (#25476)
|
2026-05-16 19:49:26 +08:00 |
|
|
Qiaolin Yu
|
2f81718773
|
[attn backend] avoid initing parent class's workspace buffer (#25321)
|
2026-05-16 03:30:33 -07:00 |
|
|
Liangsheng Yin
|
aec4022e58
|
[Spec] Clean up draft-window-size handling; extract spec arg setup to arg_groups (#25424)
|
2026-05-16 03:23:48 -07:00 |
|
|
Liangsheng Yin
|
d1eb472a7a
|
fix(overlap): skip empty future interval for dp attention idle ranks (#25473)
|
2026-05-16 02:08:01 -07:00 |
|
|
Mick
|
7f37ffae9d
|
[diffusion] CI: fix nightly CI (#25241)
|
2026-05-16 16:55:30 +08:00 |
|
|
Yuhao Yang
|
b2c6db0cc4
|
[MoE] Decouple Mega MoE from DeepEP backend (#25406)
|
2026-05-16 00:18:43 -07:00 |
|
|
|
162540e0a8
|
feat: add Pipeline Parallelism (PP) and PD support for DeepSeek-V4 (#24704)
Co-authored-by: Shangming Cai <csmthu@gmail.com>
Co-authored-by: xuyongfei <xuyongfei.xyf@antgroup.com>
|
2026-05-15 22:54:32 -07:00 |
|
|
JoeLee314andJoeLee314
|
bda01d2435
|
[Disagg] Fix MegaMoE topk_ids dtype mismatch and FakeKVManager missing kv_args (#25380)
Co-authored-by: JoeLee314 <liqichao@baidu.com>
|
2026-05-15 22:46:44 -07:00 |
|
|
Jimmy Shong
|
daade9cc00
|
[Fix] Probe speculative draft config via sglang get_config (#25428)
|
2026-05-15 22:01:44 -07:00 |
|
|
Mick
|
416fdbbb3d
|
[diffusion] feat: generalize layerwise offload residency mixin to all components (#24593)
|
2026-05-16 11:44:46 +08:00 |
|
|
Sam Shleifer
|
ce2506e1c6
|
Deprecate record_nolora_graph dual MoE CUDA graph capture (#24314)
|
2026-05-15 19:20:58 -07:00 |
|
|
fzyzcjy
|
688b679af2
|
Convert discarded-value ternary to a plain if statement (#25449)
|
2026-05-16 09:35:36 +08:00 |
|
|
Liangsheng Yin
|
b7d62bd724
|
[CI] Rename basic CI stage-a/b/c -> base-a/b/c for symmetry with extra CI (#25420)
|
2026-05-15 18:26:55 -07:00 |
|
|
fzyzcjy
|
d0c38329b2
|
Inline the trivial _build_model_config wrapper (#25448)
|
2026-05-16 09:25:48 +08:00 |
|
|
fzyzcjy
|
4190328767
|
Replace defensive getattr in pool_configurator with direct access (#25447)
|
2026-05-16 09:25:14 +08:00 |
|
|
fzyzcjy
|
48f85d464f
|
Fix V2 trace filename collisions when DP/PP/EP enabled (#25446)
|
2026-05-16 09:24:39 +08:00 |
|
|
fzyzcjy
|
b3059e2d1e
|
Inject ParallelState into ProfilerV2 (#25445)
|
2026-05-16 09:24:15 +08:00 |
|
|
fzyzcjy
|
43797cc804
|
Bundle Scheduler rank/size fields into a frozen ParallelState (#25444)
|
2026-05-16 09:23:51 +08:00 |
|
|
fzyzcjy
|
fa8b7c9647
|
Lift forward_ct/cur_batch and use direct access in watchdog (#25442)
|
2026-05-16 09:22:41 +08:00 |
|
|
fzyzcjy
|
72eb231d28
|
Annotate dead max_running_requests_under_SLO (#25441)
|
2026-05-16 09:22:13 +08:00 |
|
|
fzyzcjy
|
c8e5cf5768
|
Fix LoRA pool not appearing in /v1/loads (#25440)
|
2026-05-16 09:21:27 +08:00 |
|
|
fzyzcjy
|
5c440cdc41
|
Lift running_batch / running_mbs access — direct + PP-explicit (#25439)
|
2026-05-16 09:21:00 +08:00 |
|
|
fzyzcjy
|
80c3ce3204
|
Convert forward_pass_device_timer to None-init (#25438)
|
2026-05-16 09:20:31 +08:00 |
|
|
Lianmin ZhengandHanming Lu
|
21e420b4c2
|
[Test] Set default temperature to 0.0 in kl_test_utils (#25429)
Co-authored-by: Hanming Lu <69857889+hanming-lu@users.noreply.github.com>
|
2026-05-15 18:20:10 -07:00 |
|
|
fzyzcjy
|
40429248c8
|
Drop dead hasattr guards (hisparse_coordinator, metrics_collector) (#25437)
|
2026-05-16 09:19:56 +08:00 |
|
|
fzyzcjy
|
0071033ff6
|
Cache _linear_attn_registry_cache with sentinel (#25436)
|
2026-05-16 09:19:21 +08:00 |
|
|
fzyzcjy
|
6a1b05d706
|
Replace single-line defensive getattrs with direct access (#25435)
|
2026-05-16 09:18:43 +08:00 |
|
|
fzyzcjy
|
27c3190215
|
Remove fields that are never used in spec/engine/disagg (#25434)
|
2026-05-16 09:18:00 +08:00 |
|
|
fzyzcjy
|
e065445236
|
Remove managers' unused fields (#25433)
|
2026-05-16 09:17:11 +08:00 |
|
|
fzyzcjy
|
33d63aa7e1
|
Remove dead self.adder/can_run_list/running_bs writes in Scheduler._get_new_batch_prefill_raw (#25432)
|
2026-05-16 09:12:39 +08:00 |
|
|
fzyzcjy
|
824ad24149
|
Convert local-only self.X attributes to locals (#25430)
|
2026-05-16 09:05:43 +08:00 |
|
|
Yuhao Yang
|
18c16f8660
|
Port SGLANG_OPT_SWA_EVICT_DROP_PAGE_MARGIN from deepseek_v4_dev (#25419)
|
2026-05-15 17:39:13 -07:00 |
|
|
Brayden Zhongandb8zhong
|
d523ae127f
|
Fix Mistral Large 3 nightly test (#25407)
Co-authored-by: b8zhong <b8zhong@users.noreply.github.com>
|
2026-05-15 17:28:35 -07:00 |
|
|
|
5ba69f50fb
|
Add multi-detokenizer support (#24944)
Co-authored-by: ybyang <10629930+whybeyoung@users.noreply.github.com>
Co-authored-by: Shangming Cai <csmthu@gmail.com>
|
2026-05-15 17:26:26 -07:00 |
|
|
Hanming Lu
|
afc7c9f7f3
|
[TRTLLM/SWA/Spec] fix trtllm mha + swa + spec accept length drop (#25103)
|
2026-05-15 17:15:31 -07:00 |
|
|
jasonjk-park
|
3c2956d880
|
Add extension points on SpeculativeAlgorithm for custom spec v2 (#24999)
|
2026-05-15 15:45:31 -07:00 |
|
|
Xinyuan Tong
|
7cb4669a04
|
[Fix] DeepSeek-V3.2: build structural tag locally to encode both wrapper and invoke layers (#25233)
|
2026-05-15 14:32:50 -07:00 |
|
|
Liangsheng Yin
|
494ee71189
|
split test_dsa_models_mtp into 4 files (#25318)
|
2026-05-15 14:16:57 -07:00 |
|
|
Cheng WanandClaude Opus 4.7
|
54221dd998
|
feat(moe): reuse prev-layer output as symm_output for FP4 routed MoE (#25379)
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
|
2026-05-15 12:05:40 -07:00 |
|
|
Alex Nails
|
4df42da658
|
Introduce CudaDeviceMixin and CudaSRTPlatform (#24096)
|
2026-05-15 10:59:02 -07:00 |
|
|
Cheng WanandClaude Opus 4.7
|
ee93795476
|
perf(mla): hybrid Triton fused cat+FP8-quantize for MLA chunked-prefill K/V (#25333)
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
|
2026-05-15 10:51:00 -07:00 |
|
|
Kai-Hsun ChenandClaude Opus 4.7
|
17c8a2fa53
|
[Llama4] Use strided in-place fused QK RMSNorm to drop a redundant copy (#25089)
Co-authored-by: Claude Opus 4.7 (1M context) <noreply@anthropic.com>
|
2026-05-15 10:33:08 -07:00 |
|
|
Zhangheng
|
21b3ac52b4
|
[UnifiedTree]: Fix UnifiedRadixCache device match semantics with HiCache (#25277)
|
2026-05-16 00:40:55 +08:00 |
|
|
Cheng Wan
|
3f7e538b2f
|
Add NPU condition for cosine and sine caching (#25399)
|
2026-05-15 05:21:53 -07:00 |
|