 Liangsheng YinandKaixi
|
6ab3231b97
|
[Perf] Skip the target-verify tree mask fill when the backend never reads it (#32886)
Co-authored-by: Kaixi <kaiximatteoc@nvidia.com>
|
2026-07-30 02:32:38 -07:00 |
|
ANSHUMAN TRIPATHY
|
4fffc6448b
|
Speculative decoding support on XPU (#23180)
|
2026-07-02 13:23:24 +08:00 |
|
Liangsheng Yin
|
b7d62bd724
|
[CI] Rename basic CI stage-a/b/c -> base-a/b/c for symmetry with extra CI (#25420)
|
2026-05-15 18:26:55 -07:00 |
|
Liangsheng Yin
|
22d3f3996c
|
ci: decouple stage and runner for cuda registry (#25197)
|
2026-05-13 17:28:21 -07:00 |
|
Liangsheng Yin
|
1613bae412
|
[Spec] Disambiguate verified_id into bonus_token(s) / accept_tokens (#24724)
|
2026-05-08 18:24:33 -07:00 |
|
 sglang-botandsglang-bot
|
da175b964d
|
chore: update CI test est_time values (#23785)
Co-authored-by: sglang-bot <sglang-bot@users.noreply.github.com>
|
2026-04-26 20:17:50 -07:00 |
|
  
|
265696b176
|
chore: update CI test est_time values (#22565)
Co-authored-by: Cheng Wan <chwan@rice.edu>
Co-authored-by: sglang-bot <sglang-bot@users.noreply.github.com>
Co-authored-by: Cheng Wan <54331508+ch-wan@users.noreply.github.com>
|
2026-04-10 18:15:02 -07:00 |
|
Liangsheng Yin
|
6de2ff2a80
|
[Spec][Ngram] Followup fixes for MatchState incremental advance (#22180)
|
2026-04-05 23:04:28 -07:00 |
|
Khoa Pham
|
b2008bf9e0
|
[Spec][Ngram] 5/N: Store and advance anchor match state across decode steps (#21243)
|
2026-04-05 22:21:05 -07:00 |
|
 Liangsheng YinandDarkSharpness
|
9d9537fbd3
|
Migrate ngram corpus from torch cpp_extension to TVM FFI jit_kernel (#21920)
Co-authored-by: DarkSharpness <2040703891@qq.com>
|
2026-04-02 02:18:11 -07:00 |
|
Khoa Pham
|
f836658077
|
[Spec][Ngram] 4/N: Remove max_match_window_size and min_match_window_size, matching all suffixes of the Trie (#21225)
|
2026-04-01 22:09:46 -07:00 |
|
 Liangsheng YinandClaude Opus 4.6
|
875a615993
|
fix(ci): update est_time for 57 tests based on runtime analysis (#21896)
Co-authored-by: Claude Opus 4.6 (1M context) <noreply@anthropic.com>
|
2026-04-01 20:16:13 -07:00 |
|
Lianmin Zheng
|
814202704b
|
ci: unify PR test suite naming (#21187)
|
2026-03-23 00:18:45 -07:00 |
|
 kpham-sglandClaude Opus 4.6
|
bc4aaab6a1
|
[Spec][Ngram] 2/N: Rename branch length to max trie depth (#21181)
Co-authored-by: Claude Opus 4.6 (1M context) <noreply@anthropic.com>
|
2026-03-22 23:35:25 -07:00 |
|
kpham-sgl
|
6d160b42bb
|
[Spec][Ngram] 1/N: Reference based Speculative Decoding refactor (#20393)
|
2026-03-22 00:55:10 -07:00 |
|
 
|
495290aefd
|
enable ut test for xpu devices (#11712)
Co-authored-by: jundu <jun.du@intel.com>
Co-authored-by: Gao, Pengfei <pengfei.gao@intel.com>
|
2026-02-03 11:15:14 -08:00 |
|
Alison Shao
|
146b5fcc84
|
[CI] Reorganize stage-b 1-GPU tests for 5090 compatibility (#16826)
|
2026-01-15 15:23:35 -08:00 |
|
 Bingxu Chenandyctseng0211
|
98096b5e02
|
[AMD CI] migrate and re-enable CI tests to new CI registry (#16949)
Co-authored-by: yctseng0211 <yctseng@amd.com>
|
2026-01-14 21:25:25 -08:00 |
|
Alison Shao
|
b880607108
|
Add 5090 dry run stage to PR test workflow (#17022)
|
2026-01-13 14:12:33 -08:00 |
|
Alison Shao
|
e6f0ddda44
|
[CI] Migrate Eagle 1-GPU tests to test/registered/ (#14529)
|
2025-12-09 12:56:36 +09:00 |
|