 ybyang
|
63c4996fef
|
fix: populate batch req rids and per-request http_worker_ipc for mult… (#29882)
|
2026-07-04 12:09:41 -07:00 |
|
|
Baizhou Zhang
|
e552f6ed75
|
[Fix] Fix DSA indexer fusion for NeoX RoPE (#30111)
|
2026-07-04 03:20:55 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
b941e337a4
|
[refactor] Rename Arg.model_overridable to Arg.resolvable (stack 15/15) (#30077)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:23:01 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
7ea2284551
|
[refactor] Migrate the DeepSeek family and the parallel-request chains (stack 14/15) (#30076)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:22:50 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
3836cba9ee
|
[refactor] Migrate the moe_runner_backend / quantization resolution chains (stack 13/15) (#30075)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:22:38 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
276fbfe880
|
[refactor] Migrate the page_size resolution chain (stack 12/15) (#30074)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:22:28 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
abbb41a214
|
[refactor] Migrate the attention_backend resolution chain (stack 11/15) (#30073)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:22:17 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
5c95bf15c8
|
[refactor] Add the post-process resolution stage; migrate sampling_backend (stack 10/15) (#30072)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:22:05 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
ae29c5a1dc
|
[refactor] Sweep disable_hybrid_swa_memory writers; close the dtype family (stack 9/15) (#30071)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:21:54 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
4bf4db09f6
|
[refactor] Add predicate-keyed registration; migrate the Step3p family (stack 8/15) (#30070)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:21:43 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
8d8f17e28c
|
[refactor] Migrate the first override families: Mistral/Pixtral dtype, MiniMaxM2, MiMoV2 (stack 7/15) (#30069)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:21:32 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
df6491d80c
|
[refactor] Wire the config resolution pipeline (dispatch, stash, dual-apply, publish) (stack 6/15) (#30068)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:21:21 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
c3d751b231
|
[refactor] Add the declarative model-override registry and resolution gate (stack 5/15) (#30067)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:21:09 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
10f258257f
|
[refactor] Add the resolved-flags tier + resolvable-field metadata (stack 4/15) (#30066)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:20:58 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
ff57171f98
|
[refactor] Soft-deprecate the legacy global ServerArgs accessors + ratchet (stack 3/15) (#30065)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:20:46 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
def20782cf
|
[refactor] Move ServerArgs ownership into the runtime context (stack 2/15) (#30064)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:20:34 -07:00 |
|
|
Cheng WanandClaude Fable 5
|
6d662c9245
|
[refactor] Add a read-through server_args accessor to RuntimeContext (stack 1/15) (#30063)
Co-authored-by: Claude Fable 5 <noreply@anthropic.com>
|
2026-07-04 02:19:46 -07:00 |
|
|
Cheng Wan
|
88db9e033a
|
Adjust KL_THRESHOLD for log probability calculations (#30101)
|
2026-07-03 23:53:51 -07:00 |
|
|
Pranjal Shankhdharandpranjalssh
|
ad744c6c6b
|
[trtllm_mha] Fuse cuda-graph metadata rebuild into one triton kernel (#29843)
Co-authored-by: pranjalssh <pranjalssh@fb.com>
|
2026-07-03 22:24:28 -07:00 |
|
|
Baizhou Zhang
|
1f0f353d92
|
[CI] Add GLM52 NVFP4 MTP B200 tests (#30021)
|
2026-07-03 13:43:38 -07:00 |
|
|
|
0203c60fdf
|
[CP] Consolidate decode-context-parallel (DCP) helpers into layers/dcp/ (#29365)
Co-authored-by: Hao Phan <htphan@nvidia.com>
Co-authored-by: Claude Opus 4.8 <noreply@anthropic.com>
|
2026-07-03 12:25:39 -07:00 |
|
|
Cao E
|
9df16b5ba9
|
[XPU] Remove redundant xpu graph backend and make xpu graph opt-in by default (#29911)
|
2026-07-03 15:58:56 +08:00 |
|
|
xutizhou
|
d364cd8ead
|
Support DSV4 shared expert fusion for DeepEP and MegaMOE (#27349)
|
2026-07-02 23:18:25 -07:00 |
|
|
YAMY
|
e81f05cf4f
|
[dsv4] Trigger MHC prenorm prewarm at weight-load time with rank sync (#29988)
|
2026-07-02 23:05:03 -07:00 |
|
|
YAMY
|
a6ee64d237
|
[DeepSeek-V4] Add an opt-in non-paged indexer for long-context prefill (#29619)
|
2026-07-02 22:54:40 -07:00 |
|
|
Yiqi Yang
|
f011d8c2e5
|
[Anthropic] Fix missing cache_read_input_tokens in streaming responses (#29703)
|
2026-07-03 12:46:45 +08:00 |
|
|
Xiaoyu ZhangandClaude Opus 4.8
|
a2d7eb303e
|
[MoE] Consolidate ungrouped + grouped gate/topk onto one Triton router (#26771) — faster than AOT on B200/H100/H200, at parity with flashinfer (#29771)
Co-authored-by: Claude Opus 4.8 <noreply@anthropic.com>
|
2026-07-03 11:18:59 +08:00 |
|
|
Michael
|
bee0f34e68
|
[AMD] Accept ROCm tensors in JIT kernel TensorMatcher + register 4 kernel tests (#29822)
|
2026-07-02 19:29:47 -07:00 |
|
|
Oxana Korzh
|
f3904f0293
|
[bugfix][AMD] Disable aiter allreduce+RMSNorm fusion under DP attention / EP (#27835)
|
2026-07-02 15:31:25 -07:00 |
|
|
Mohammad Miadh Angkad
|
cfb9c574d3
|
Fix UE8M0 scale rounding for DeepGEMM (#29956)
|
2026-07-02 13:42:17 -07:00 |
|
|
Ke Bao
|
a375e9f3da
|
Fix SWA eviction tombstoning the last leaf (#29860)
|
2026-07-02 21:42:30 +08:00 |
|
|
Xiaoyu Zhang
|
b276a9acee
|
chore: cleanup garbage code (#29770)
|
2026-07-02 16:14:01 +08:00 |
|
|
Michael
|
0ae76117ef
|
[AMD] Register 2 CPU/ROCm-safe tests for AMD 1-GPU PR CI (#29680)
|
2026-07-02 00:25:32 -07:00 |
|
|
Cao E
|
926140d789
|
[XPU] Enable XPU graph support (decode full-graph + prefill tc_piecewise) (#29053)
|
2026-07-02 13:24:35 +08:00 |
|
|
ANSHUMAN TRIPATHY
|
4fffc6448b
|
Speculative decoding support on XPU (#23180)
|
2026-07-02 13:23:24 +08:00 |
|
|
Yuwei An
|
0543246184
|
Enable Breakable Cuda Graph as Default (#29458)
|
2026-07-01 22:04:44 -07:00 |
|
|
YAMYandYuwei An
|
307094dc7d
|
[DeepSeek V4] Cover both dense and sparse prefill paths in the compress attention unittest (#29885)
Co-authored-by: Yuwei An <ayw.sirius19@gmail.com>
|
2026-07-01 21:20:12 -07:00 |
|
|
Feng Yao
|
e6f6a353bf
|
pad customized_info for mixed output batches (#29842)
|
2026-07-02 12:07:58 +08:00 |
|
|
Yuan Luoandluoyuan.luo
|
eb23f9a86b
|
[KDA] Add FlashKDA prefill backend for safe-gate KDA linear attention (#29472)
Co-authored-by: luoyuan.luo <luoyuan.luo@antgroup.com>
|
2026-07-02 11:37:04 +08:00 |
|
|
Cheng Wan
|
b558cc1abb
|
feat(short-conv): shared ShortConvAttnBackend for ZAYA1 CCA + LFM2 short conv (#29867)
|
2026-07-01 20:08:00 -07:00 |
|
|
Xinyuan TongandAlison Shao
|
0c1a0be3b2
|
fix(precision): do not promote failed runs to the comparison baseline (#28190)
Co-authored-by: Alison Shao <54658187+alisonshao@users.noreply.github.com>
|
2026-07-01 18:19:15 -07:00 |
|
|
Xinyuan Tong
|
cf7c6ac234
|
fix(nightly-precision): pin flashinfer allreduce-fusion backend for TP-partial capture contract (#28925)
|
2026-07-01 17:26:19 -07:00 |
|
|
Ming Yang
|
5ae214f18b
|
Extract reusable VMM shareable-handle helpers from register_graph_inputs (#29621)
|
2026-07-01 14:02:00 -07:00 |
|
|
YAMYandBaizhou Zhang
|
c865347b98
|
[DeepSeek V4] Enable FlashMLA sparse prefill by default (#29775)
Co-authored-by: Baizhou Zhang <sobereddiezhang@gmail.com>
|
2026-07-01 13:50:05 -07:00 |
|
|
Cheng Wanandlch1475369
|
4a8e76805c
|
feat(mem_cache): unified memory pool for hybrid Mamba / SWA models (#29678)
Co-authored-by: lch1475369 <lch1475369@gmail.com>
|
2026-07-01 13:21:59 -07:00 |
|
|
Michael
|
3adfd0f34b
|
[AMD] Register 3 unit mem_cache + utils tests for stage-b-test-1-gpu-small-amd (#29782)
|
2026-07-01 12:57:48 -07:00 |
|
|
Michael
|
8361561c24
|
[AMD] Fix int8 per-token quant Triton portability + register test for AMD nightly CI (#29694)
|
2026-07-01 12:56:33 -07:00 |
|
|
Zhihao Wang
|
779ea4a9b5
|
[RL] fix deepseek v4 MXFP8 flashinfer_trtllm_routed MoE weight update (#28676)
Signed-off-by: zhihaow6 <zhihaow6@illinois.edu>
|
2026-07-01 12:29:08 -07:00 |
|
|
|
eb75d990f7
|
[Bugfix] compressed-tensors WNA16 MoE: don't assume a "Linear" config group (#29761)
Signed-off-by: Joe Rowell <joerowell4@gmail.com>
Co-authored-by: Jiminator <jimmysh341@gmail.com>
Co-authored-by: Jimmy Shong <69131491+Jiminator@users.noreply.github.com>
|
2026-07-01 18:08:09 +00:00 |
|
|
Kangyan-ZhouandClaude Opus 4.8
|
30c9801b39
|
[disagg] Fix KV-event publisher port collision under pure data parallelism (#29211)
Co-authored-by: Claude Opus 4.8 (1M context) <noreply@anthropic.com>
|
2026-07-01 10:57:34 -07:00 |
|