Register CPU CI for 17 e2e tests and partition xeon base-c suite (#35227)

Co-authored-by: Zhang, Mingxu <mingxu.zhang@intel.com>
Co-authored-by: MingxuZh <109504044+MingxuZh@users.noreply.github.com>
Co-authored-by: Copilot Autofix powered by AI <175728472+Copilot@users.noreply.github.com>
Co-authored-by: Claude <noreply@anthropic.com>
This commit is contained in:
jundu
2026-08-24 10:49:38 +08:00
committed by GitHub
co-authored by Zhang, Mingxu MingxuZh Copilot Autofix powered by AI Claude
parent 11b1b4c374
commit 514b997e6c
128 changed files with 312 additions and 162 deletions
+1 -1
View File
@@ -11,7 +11,7 @@ from sglang.srt.utils.log_utils import create_log_targets, log_json
from sglang.test.ci.ci_register import register_cpu_ci
register_cpu_ci(est_time=6, suite="base-a-test-cpu")
register_cpu_ci(est_time=7, suite="base-c-test-cpu")
register_cpu_ci(est_time=4, suite="base-c-test-cpu")
_LOG_PREFIX_RE = re.compile(r"^\[\d{4}-\d{2}-\d{2} \d{2}:\d{2}:\d{2}\] ")
@@ -28,7 +28,7 @@ from sglang.test.test_utils import (
)
# Note: AMD registration removed - test_model_file_verifier fails on AMD
register_cpu_ci(est_time=540, suite="base-c-test-cpu")
register_cpu_ci(est_time=146, suite="base-c-test-cpu")
MODEL_NAME = "Qwen/Qwen3-0.6B"
@@ -7,7 +7,7 @@ from sglang.srt.utils.network import NetworkAddress, is_zmq_endpoint_ipv6
from sglang.test.ci.ci_register import register_cpu_ci
register_cpu_ci(est_time=7, suite="base-a-test-cpu")
register_cpu_ci(est_time=7, suite="base-c-test-cpu")
register_cpu_ci(est_time=5, suite="base-c-test-cpu")
# Mock get_device() so ServerArgs tests run on CPU-only CI runners
_mock_device = patch("sglang.srt.server_args.get_device", return_value="cuda")
+1 -1
View File
@@ -16,7 +16,7 @@ from sglang.test.test_utils import CustomTestCase
from sglang.utils import normalize_base_url, release_port, reserve_port
register_cpu_ci(est_time=7, suite="base-a-test-cpu")
register_cpu_ci(est_time=7, suite="base-c-test-cpu")
register_cpu_ci(est_time=8, suite="base-c-test-cpu")
class TestTryBindSocket(CustomTestCase):
@@ -12,7 +12,7 @@ from sglang.test.ci.ci_register import register_amd_ci, register_cpu_ci
from sglang.utils import TypeBasedDispatcher
register_amd_ci(est_time=10, suite="stage-b-test-1-gpu-small-amd")
register_cpu_ci(est_time=8, suite="base-c-test-cpu")
register_cpu_ci(est_time=6, suite="base-c-test-cpu")
class TestTypeBasedDispatcher(unittest.TestCase):